

## MAX1／V

# ＋5V Single－Supply，1Msps，16－Bit Self－Calibrating ADC 


#### Abstract

General Description The MAX1200 16－bit，monolithic，analog－to－digital con－ verter（ADC）is capable of conversion rates up to 1 Msps ．This CMOS integrated circuit uses a fully differ－ ential，pipelined architecture with digital error correction and a short self－calibration to ensure 16－bit linearity at full sample rates．An on－chip track／hold（T／H）maintains superb dynamic performance up to the Nyquist frequen－ cy．The MAX1200 operates from a single +5 V supply． The fully differential inputs allow an input swing of $\pm$ Vref．The reference is also differential with the posi－ tive reference（RFPF）typically connected to +4.096 V and the negative reference（RFNF）connected to ana－ $\log$ ground．Additional sensing pins（RFPS，RFNS）are provided to compensate for any resistive divider action that may occur．A single－ended input is also possible using two operational amplifiers． Power dissipation is typically only 273 mW at +5 V ，at a sampling rate of 1 Msps ．The device employs a CMOS－ compatible， 16 －bit parallel，two＇s complement output data format．For a higher sampling speed（up to 2．2Msps）but lower resolution（14－bit），select the MAX1201，a pin－compatible version of the MAX1200． The MAX1200 is available in an MQFP package and operates over the commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$ and extended－industrial $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ temperature ranges．


## Applications

High－Resolution Imaging
Communications
Scanners
Data Acquisition
Instrumentation
－Monolithic 16－Bit，1Msps A／D Converter
－Single＋5V Supply
－$\pm V_{\text {REF }}$ Differential Input Voltage Range
－87dB SNR for $\mathrm{fIN}=100 \mathrm{kHz}$
－91dB SFDR for fin＝100kHz
－273mW Low－Power Dissipation
－$\pm 0.5$ LSB Differential Nonlinearity Error
－Three－State，Two’s Complement Output Data
－On－Demand Self－Calibration
－Pin－Compatible 14－Bit Versions Available （1Msps MAX1205，2．2Msps MAX1201）

Ordering Information

| PART | TEMP．RANGE | PIN－PACKAGE | DNL <br> （LSB） |
| :---: | :---: | :--- | :---: |
| MAX1200ACMH | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 44 MQFP | $\pm 0.5$ |
| MAX1200BCMH | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 44 MQFP | - |
| MAX1200AEMH | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 44 MQFP | $\pm 0.5$ |
| MAX1200BEMH | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 44 MQFP | - |

Pin Configuration


## +5V Single-Supply, 1Msps, 16-Bit Self-Calibrating ADC

## ABSOLUTE MAXIMUM RATINGS



AVDD to AGND, DGND7 VDRVD DAND, AND........................................................ 7 V

INP, INN, RFPF, RFPS,
RFNF, RFNS, CLK, CM..........(AGND - 0.3V) to (AVDD + 0.3V)
Digital Inputs to DGND
-0.3 V to ( $\mathrm{DRV} \mathrm{DD}+0.3 \mathrm{~V}$ )
Other Digital Outputs to DGND ............-0.3V to (DRVDD +0.3 V )

Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ )
44-Pin MQFP (derate $11.11 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) ....... 889 mW
Operating Temperature Ranges ( $\mathrm{T}_{\mathrm{A}}$ )
MAX1200_CMH . $.0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ MAX1200_EMH............................................... $40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage Temperature Range ............................ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10sec) ............................. $300^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(A V_{D D}=+5 \mathrm{~V} \pm 5 \%, D V_{D D}=D R V_{D D}=+3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{RFPS}}=+4.096 \mathrm{~V}, \mathrm{~V}\right.$ RNS $=\mathrm{AGND}, \mathrm{V}_{C M}=+2.048 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=-0.5 \mathrm{dBFS}, \mathrm{fCLK}=2.048 \mathrm{MHz}$; digital output load $\leq 20 \mathrm{pF} ; \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG INPUT |  |  |  |  |  |  |
| Input Voltage Range (Note 2) | VIN | Single-ended |  | 4.096 |  | V |
|  |  | Differential | $\pm 4.096$ |  |  |  |
| Input Resistance (Note 3) | $\mathrm{R}_{1}$ |  | 55 |  |  | $\mathrm{k} \Omega$ |
| Input Capacitance | $\mathrm{Cl}_{1}$ | Per side in track mode | 21 |  |  | pF |
| EXTERNAL REFERENCE |  |  |  |  |  |  |
| Reference Voltage (Note 4) | $V_{\text {REF }}$ |  |  | 4.096 | 4.5 | V |
| Reference Input Resistance | RREF |  | 700 | 1000 |  | $\Omega$ |
| TRANSFER CHARACTERISTICS |  |  |  |  |  |  |
| Resolution <br> (No missing codes; Note 5) | RES | After calibration, guaranteed for MAX1200A only | 16 |  |  | Bits |
| Integral Nonlinearity | INL |  | $\pm 3.5$ |  |  | LSB |
| Differential Nonlinearity | DNL | MAX1200A | -1 | $\pm 0.5$ | +1 | LSB |
|  |  | MAX1200B | $\pm 0.6$ |  |  |  |
| Offset Error |  |  | -0.2 | $\pm 0.003$ | +0.2 | \%FSR |
| Gain Error |  |  | -5 | -3 | 5 | \%FSR |
| Input-Referred Noise |  |  |  | 75 |  | $\mu \mathrm{V}_{\text {RMS }}$ |
| DYNAMIC SPECIFICATIONS (Note 6) |  |  |  |  |  |  |
| Maximum Sampling Rate | fSAMPLE | fSAMPLE $=$ fCLK $/ 2$ | 1.024 |  |  | Msps |
| Conversion Time (Pipeline Delay/Latency) |  |  |  | 4 |  | fsAmple Cycles |
| Acquisition Time | tACQ | To full-scale step (0.006\%) |  | 125 |  | ns |
| Overvoltage Recovery Time | tovr |  |  | 450 |  | ns |
| Aperture Delay | $\mathrm{t}_{\text {AD }}$ |  |  | 3 |  | ns |
| Aperture Jitter | $\mathrm{t}_{\mathrm{AJ}}$ |  |  | 5 |  | ps RMS |
| Full-Power Bandwidth |  |  |  | 3.3 |  | MHz |
| Small-Signal Bandwidth |  |  |  | 78 |  | MHz |

# +5V Single-Supply, 1Msps, 16-Bit Self-Calibrating ADC 

## ELECTRICAL CHARACTERISTICS (continued)

$\left(A V_{D D}=+5 \mathrm{~V} \pm 5 \%, \mathrm{DV}_{\mathrm{DD}}=\mathrm{DRV} \mathrm{DDD}^{2}=+3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{RFPS}}=+4.096 \mathrm{~V}, \mathrm{~V}_{\mathrm{RFNS}}=\mathrm{AGND}, \mathrm{V}_{\mathrm{CM}}=+2.048 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=-0.5 \mathrm{dBFS}, \mathrm{fCLK}=2.048 \mathrm{MHz} ;\right.$ digital output load $\leq 20 \mathrm{pF} ; \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Signal-to-Noise Ratio (Note 5) | SNR | $\begin{aligned} & V_{\text {RFPS }}=4.096 \mathrm{~V}, \\ & \mathrm{~V}_{\text {RFNS }}=A G N D \end{aligned}$ | $\mathrm{fin}_{\text {I }}=99.5 \mathrm{kHz}$ | 83 | 87 |  | dB |
|  |  |  | $\mathrm{fin}^{\mathrm{I}}=300.5 \mathrm{kHz}$ |  | 84 |  |  |
|  |  |  | $\mathrm{fin}^{\mathrm{N}}=504.5 \mathrm{kHz}$ |  | 83 |  |  |
|  |  | $\begin{aligned} & V_{\text {RFPS }}=3.5 \mathrm{~V}, \\ & \mathrm{~V}_{\text {RFNS }}=1.5 \mathrm{~V} \end{aligned}$ | $\mathrm{fiN}^{\text {a }}$ 9 99.5kHz | 78 | 83 |  |  |
|  |  |  | $\mathrm{fiN}_{\mathrm{I}}=300.5 \mathrm{kHz}$ |  | 81 |  |  |
|  |  |  | $\mathrm{fin}^{\mathrm{N}}=504.5 \mathrm{kHz}$ |  | 80 |  |  |
| Spurious-Free Dynamic Range (Note 5) | SFDR | $\begin{aligned} & \mathrm{V}_{\text {RFPS }}=4.096 \mathrm{~V}, \\ & \text { V }_{\text {RFNS }}=\text { AGND } \end{aligned}$ | $\mathrm{fin}^{\text {a }}$ 999.5kHz | 84 | 91 |  | dB |
|  |  |  | $\mathrm{fin}=300.5 \mathrm{kHz}$ |  | 89 |  |  |
|  |  |  | $\mathrm{fin}=504.5 \mathrm{kHz}$ |  | 88 |  |  |
|  |  | $\begin{aligned} & \mathrm{V}_{\text {RFPS }}=3.5 \mathrm{~V}, \\ & \mathrm{~V}_{\text {RFNS }}=1.5 \mathrm{~V} \end{aligned}$ | $\mathrm{fiN}^{\text {a }}$ 99.5kHz | 85 | 92 |  |  |
|  |  |  | $\mathrm{fin}^{\mathrm{N}}=300.5 \mathrm{kHz}$ |  | 91 |  |  |
|  |  |  | $\mathrm{fin}^{\mathrm{N}}=504.5 \mathrm{kHz}$ |  | 90 |  |  |
| Total Harmonic Distortion (Note 5) | THD | $\begin{aligned} & \mathrm{V}_{\mathrm{RFPS}}=4.096 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{RFNS}}=\mathrm{AGND} \end{aligned}$ | $\mathrm{fiN}^{\text {a }}$ 99.5kHz |  | -87 | -82 | dB |
|  |  |  | $\mathrm{f}_{\mathrm{I}}=300.5 \mathrm{kHz}$ |  | -86 |  |  |
|  |  |  | $\mathrm{fiN}_{\mathrm{IN}}=504.5 \mathrm{kHz}$ |  | -85 |  |  |
|  |  | $\begin{aligned} & \mathrm{V}_{\text {RFPS }}=3.5 \mathrm{~V}, \\ & \mathrm{~V}_{\text {RFNS }}=1.5 \mathrm{~V} \end{aligned}$ | $\mathrm{fiN}_{\mathrm{I}}=99.5 \mathrm{kHz}$ |  | -90 | -84 |  |
|  |  |  | $\mathrm{fiN}_{\mathrm{I}}=300.5 \mathrm{kHz}$ |  | -89 |  |  |
|  |  |  | $\mathrm{f} \mathrm{IN}=504.5 \mathrm{kHz}$ |  | -88 |  |  |
| Signal-to-Noise Ratio plus Distortion (Note 5) | SINAD | $\begin{aligned} & \mathrm{V}_{\mathrm{RFPS}}=4.096 \mathrm{~V}, \\ & \mathrm{~V}_{\text {RFNS }}=\mathrm{AGND} \end{aligned}$ | $\mathrm{fin}^{\text {a }}$ 99.5kHz | 80 | 84 |  | dB |
|  |  |  | $\mathrm{fin}=300.5 \mathrm{kHz}$ |  | 82 |  |  |
|  |  |  | $\mathrm{fin}=504.5 \mathrm{kHz}$ |  | 81 |  |  |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{RFPS}}=3.5 \mathrm{~V}, \\ & \mathrm{~V}_{\text {RFNS }}=1.5 \mathrm{~V} \end{aligned}$ | $\mathrm{fiN}^{\text {a }}$ 99.5kHz | 77 | 82 |  |  |
|  |  |  | $\mathrm{fiN}_{\mathrm{IN}}=300.5 \mathrm{kHz}$ |  | 80.5 |  |  |
|  |  |  | $\mathrm{f} \mathrm{IN}=504.5 \mathrm{kHz}$ |  | 79.5 |  |  |
| POWER REQUIREMENTS |  |  |  |  |  |  |  |
| Analog Supply Voltage | AV ${ }_{\text {DD }}$ |  |  | 4.75 | 5 | 5.25 | V |
| Analog Supply Current | $\mathrm{I}\left(\mathrm{AV} \mathrm{V}_{\mathrm{D}}\right)$ |  |  |  | 51 | 70 | mA |
| Digital Supply Voltage | DVDD |  |  | 3 |  | 5.25 | V |
| Digital Supply Current | $\mathrm{I}\left(\mathrm{DV} \mathrm{DD}^{\text {) }}\right.$ |  |  |  | 0.4 | 1.2 | mA |
| Output Drive Supply Voltage | DRVDD |  |  | 3 |  | DVDD | V |
| Output Drive Supply Current | I(DRVDD) | 10pF loads on D0-D15 and DAV |  |  | 0.1 | 0.6 | mA |
| Power Dissipation | PDSS |  |  |  | 273 | 377 | mW |
| Warm-Up Time |  |  |  |  | 0.1 |  | sec |
| Power-Supply Rejection Ratio | PSRR | Offset |  | 55 |  |  | dB |
|  |  | Gain |  | 55 |  |  |  |

## +5V Single-Supply, 1Msps, 16-Bit Self-Calibrating ADC

TIMING CHARACTERISTICS (Figures 7, 8, 9)
$\left(A V_{D D}=+5 \mathrm{~V} \pm 5 \%, D V_{D D}=D R V_{D D}=+3.3 \mathrm{~V}, \mathrm{f}_{\mathrm{CLK}}=2.048 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Conversion Time | tconv |  | 4 / fSAMPLE |  |  | ns |
| Clock Period | tcLk |  | 488 |  |  | ns |
| Clock HIGH Time | tch |  | 187 | 244 | 301 | ns |
| Clock LOW Time | tcL |  | 187 | 244 | 301 | ns |
| Acquisition Time | tACQ |  | tclk / 2 |  |  | ns |
| Output Delay | tod |  |  | 70 | 150 | ns |
| DAV Pulse Width | tDAV |  | $1 / \mathrm{fcLK}$ |  |  | ns |
| CLK-to-DAV Rising Edge | ts |  |  | 65 | 145 | ns |
| Data Access Time | $\mathrm{t}_{\mathrm{AC}}$ | $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ |  | 16 | 75 | ns |
| Bus Relinquish Time | treL |  |  | 16 | 75 | ns |
| Calibration Time | tCAL | ST_CAL = DV ${ }_{\text {DD }}$ |  | 17,400 |  | fCLK Cycles |

## DIGITAL INPUT AND OUTPUT CHARACTERISTICS

$\left(A V_{D D}=+5 \mathrm{~V} \pm 5 \%, D V_{D D}=D R V_{D D}=+3.3 V, T_{A}=T_{M I N}\right.$ to $T_{M A X}$, unless otherwise noted. Typical values are at $T_{A}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input LOW Voltage | VIL |  |  | 0.8 | V |
| Input HIGH Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | DVDD - 0.8 |  | V |
| Input Capacitance |  |  | 4 |  | pF |
| CLK Input LOW Voltage | V CLK |  |  | 0.8 | V |
| CLK Input HIGH Voltage | $V_{\text {CLK }}$ |  | $\mathrm{AV}_{\mathrm{DD}}-0.8$ |  | V |
| CLK Input Current | ICLK | $\mathrm{V}_{\mathrm{IN}}=0$ or $\mathrm{V}_{\mathrm{DD}}$ | $\pm 1$ | $\pm 10$ | $\mu \mathrm{A}$ |
| CLK Input Capacitance | Cclk |  | 9 |  | pF |
| Digital Input Current | In | $\mathrm{V}_{\mathrm{IN}}=0$ or $\mathrm{DV}_{\mathrm{DD}}$ | $\pm 0.1$ | $\pm 10$ | $\mu \mathrm{A}$ |
| Output Low Voltage | VOL | ISINK $=1.6 \mathrm{~mA}$ | 70 | 400 | mV |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | ISOURCE $=200 \mu \mathrm{~A}$ | $\begin{array}{cc} \hline D V_{D D} & D V_{D D} \\ -0.4 & -0.03 \end{array}$ |  | V |
| Three-State Leakage Current | Ileakage |  | $\pm 0.1$ | $\pm 10$ | $\mu \mathrm{A}$ |
| Three-State Output Capacitance | Cout |  | 3.5 |  | pF |

Note 1: Reference inputs driven by operational amplifiers for Kelvin-sensed operation.
Note 2: For unipolar mode, the analog input voltage, $V_{\text {INP, }}$ must be within 0 and $V_{\text {REF }}, V_{\text {INN }}=V_{C M} / 2$; where $V_{\text {REF }}=V_{\text {RFPS }}-V_{\text {RFNS }}$. For differential mode, the analog input voltages VINP and VINN must be within 0 and $V_{\text {REF }}$; where $\mathrm{V}_{\text {REF }}=\mathrm{V}_{\text {RFPS }}-\mathrm{V}_{\text {RFNS }}$. The common-mode voltage of the inputs INP and INN is $\mathrm{V}_{\mathrm{CM}}=\left(\mathrm{V}_{\text {RFPS }}+\mathrm{V}_{\text {RFNS }}\right) / 2$.
Note 3: RI varies inversely with sample rate.
Note 4: Minimum and maximum parameters are not tested. Guaranteed by design.
Note 5: Calibration remains valid for temperature changes within $\pm 20^{\circ} \mathrm{C}$ and power-supply variations $\pm 5 \%$. Guaranteed by design.
Note 6: All AC specifications are shown for the differential mode.

# +5V Single-Supply, 1Msps, 16-Bit Self-Calibrating ADC 

Typical Operating Characteristics
$\left(A V_{D D}=+5 \mathrm{~V} \pm 5 \%, D V_{D D}=D R V_{D D}=+3.3 \mathrm{~V}, \mathrm{~V}_{\text {RFPS }}=+4.096 \mathrm{~V}, \mathrm{~V}_{\text {RFNS }}=\mathrm{AGND} ; \mathrm{V}_{\mathrm{CM}}=+2.048 \mathrm{~V}\right.$, differential input, fCLK $=2.048 \mathrm{MHz}$, calibrated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


SIGNAL-TO-NOISE RATIO PLUS DISTORTION vs. SAMPLING RATE ( f IN $=99.5 \mathrm{kHz}$ )


DIFFERENTIAL NONLINEARITY vs. TWO'S COMPLEMENT OUTPUT CODE


TOTAL HARM ONIC DISTORTION vs. INPUT FREQUENCY


TYPICAL FFT, $\mathrm{f} / \mathrm{N}=99.5 \mathrm{kHz}$, 8192 VALUE RECORD


SINGLE-TONE SPURIOUS-FREE DYNAMIC RANGE
vs. INPUT AMPLITUDE (fin $=99.5 \mathrm{kHz}$ )


SIGNAL-TO-NOISE RATIO
vs. INPUT FREQUENCY


TYPICAL FFT, f IN $=504.5 \mathrm{MHz}$, 8192 VALUE RECORD


## +5V Single-Supply, 1Msps, 16-Bit Self-Calibrating ADC

$\left(A V_{D D}=+5 \mathrm{~V} \pm 5 \%, \mathrm{DV}_{\mathrm{DD}}=\mathrm{DRV} \mathrm{V}_{\mathrm{DD}}=+3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{RFPS}}=+\mathbf{3 . 5 V}, \mathrm{V}_{\mathrm{RFNS}}=+\mathbf{1 . 5 V} ; \mathrm{V}_{\mathrm{CM}}=+2.5 \mathrm{~V}\right.$, differential input, fCLK $=2.048 \mathrm{MHz}$, calibrated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


SIGNAL-TO-NOISE RATIO PLUS DISTORTION vs. INPUT FREQUENCY


SIGNAL-TO-NOISE RATIO PLUS DISTORTION vs. SAMPLING RATE ( f IN $=99.5 \mathrm{kHz}$ )


DIFFERENTIAL NONLINEARITY vs. TWO'S COMPLEMENT OUTPUT CODE


TOTAL HARM ONIC DISTORTION vs. INPUT FREQUENCY


TYPICAL FFT, $\mathrm{f}_{\mathrm{IN}}=99.5 \mathrm{kHz}$
8192 VALUE RECORD



SIGNAL-TO-NOISE RATIO vs. INPUT FREQUENCY


TYPICAL FFT, $\mathrm{f}_{\mathrm{I}}=504.5 \mathrm{MHz}$, 8192 VALUE RECORD

$\qquad$

# +5V Single-Supply, 1Msps, 16-Bit Self-Calibrating ADC 

Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | ST_CAL | Digital Input to Start Calibration. <br> ST_CAL = 0: Normal conversion mode. <br> ST_CAL = 1: Start self-calibration. |
| 2, 4, 5 | AGND | Analog Ground |
| 3, 6 | AVDD | Analog Power Supply, +5V $\pm 5 \%$ |
| 7 | DOR | Data Out-of-Range Bit |
| 8 | D15 | Bit 15 (MSB) |
| 9 | D14 | Bit 14 |
| 10 | D13 | Bit 13 |
| 11 | D12 | Bit 12 |
| 12 | D11 | Bit 11 |
| 13 | D10 | Bit 10 |
| 14 | D9 | Bit 9 |
| 15 | D8 | Bit 8 |
| 16 | DRV ${ }_{\text {DD }}$ | Digital Power Supply for the Output Drivers. +3V to +5.25V, DRV ${ }_{\text {DD }} \leq \mathrm{DV}_{\mathrm{DD}}$ |
| 17, 28, 29 | DGND | Digital Ground |
| 18 | D7 | Bit 7 |
| 19 | D6 | Bit 6 |
| 20 | D5 | Bit 5 |
| 21 | D4 | Bit 4 |
| 22 | D3 | Bit 3 |
| 23 | D2 | Bit 2 |
| 24 | D1 | Bit 1 |
| 25 | D0 | Bit 0 (LSB) |
| 26 | TEST1 | Test Pin 1. Do not connect. |
| 27, 30 | DVDD | Digital Power Supply, +3V to +5.25 V |
| 31 | CLK | Input Clock. Receives power from AV ${ }_{\text {DD }}$ to reduce jitter. |
| 32 | DAV | Data Valid Clock. This clock can be used to transfer the data to a memory or any other data acquisition system. |
| 33 | OE | Output Enable. OE = 0: D0-D15 and DOR are high impedance. OE = 1: All bits are active. |
| 34 | TEST0 | Test Pin 0. Do not connect. |
| 35 | CM | Common-Mode Voltage. Analog Input. Drive midway between positive and negative reference voltages. |
| 36 | RFPF | Positive Reference Voltage, Force Input |
| 37 | RFPS | Positive Reference Voltage, Sense Input |
| 38 | RFNF | Negative Reference Voltage, Force Input |
| 39 | RFNS | Negative Reference Voltage, Sense Input |
| 40 | INP | Positive Input Voltage |
| 41, 42 | N.C. | Not Connected. No internal connection. |
| 43 | INN | Negative Input Voltage |
| 44 | END_CAL | Digital Output for End of Calibration. <br> END_CAL = 0: Calibration in progress. <br> END_CAL = 1: Normal conversion mode. |

# +5V Single-Supply, 1Msps, 16-Bit Self-Calibrating ADC 

## Detailed Description

## Converter Operation

The MAX1200 is a 16 -bit, monolithic analog-to-digital converter (ADC) capable of conversion rates up to 1 Msps . It uses a multistage, fully differential, pipelined architecture with digital error correction and self-calibration to provide typically 91 dB spurious-free dynamic range at a 1 Msps sampling rate. It also provides excellent SNR and THD performance up to the Nyquist frequency. This makes the device suitable for applications such as data acquisition, high-resolution imaging, scanners, digital communication, and instrumentation.
Figure 1 shows the simplified, internal structure of the ADC. A switched-capacitor, pipelined architecture is used to digitize the signal at a high throughput rate. The first four stages of the pipeline use a low-resolution quantizer to approximate the input signal. The multiplying digital-to-analog converter (MDAC) stage is used to subtract the quantized analog signal from the input. The residue is then amplified with a fixed gain and passed on to the next stage. The accuracy of the converter is improved by a digital calibration algorithm which corrects for mismatches between the capacitors in the switched-capacitor MDAC. Note that the pipeline
introduces latency of four sampling periods between the input being sampled and the output appearing at D15-D0.
While the device can handle both single-ended or differential inputs (see the Requirements for Reference and Analog Signal Inputs section), the latter mode of operation will guarantee best THD and SFDR performance. The differential input provides the following advantages compared to a single-ended operation:

- Twice as much signal input span
- Common-mode noise immunity
- Virtual elimination of the even-order harmonics
- Less stringent requirements on the input signal processing amplifiers


## Requirements for Reference and Analog Signal Inputs

 Fully differential switched-capacitor circuits (SC) are used for both the reference and analog inputs (Figure 2). This allows either single-ended or differential signals to be used in the reference and/or analog signal paths. The signal voltage on these pins (INP, INN, RFP, RFN_) should never exceed the analog supply rail, $\overline{\mathrm{V}}_{\mathrm{DD}}$, nor fall below ground.

Figure 1. Internal Functional Diagram

# +5V Single-Supply, 1Msps, 16-Bit Self-Calibrating ADC 



Figure 2. Simplified MDAC Architecture

## Choice of Reference

It is important to choose a low-noise reference such as the MAX6341, which can provide both excellent load regulation and low temperature drift. The equivalent input circuit for the reference pins is shown in Figure 3. Note that the reference pins drive approximately $1 \mathrm{k} \Omega$ of resistance on-chip. They also drive a switched capacitor of 21 pF . To meet the dynamic performance, the reference voltage is required to settle to $0.0015 \%$ within one clock cycle. Carefully choose an appropriate driving circuit (Figure 4). The capacitors at the reference pins (RFPF, RFNF) provide the dynamic charge required during each clock cycle, while the op amps ensure accuracy of the reference signals. These capacitors must have low dielectric-absorption characteristics, such as polystyrene or teflon capacitors.
The reference pins can be connected to either singleended or differential voltages within the specified maximum levels. Typically the positive reference pin (RFPF) would be driven to +4.096 V , and the negative reference pin (RFNF) connected to analog ground for best SNR performance. If THD performance is more important to the application than signal-to-noise ratio, choose a lower level, differential voltage such as VRFPS = +3.5 V and $\mathrm{V}_{\text {RFNS }}=+1.5 \mathrm{~V}$.
There are sense pins, RFPS and RFNS, which can be used with external amplifiers to compensate for any resistive drop on these lines, internal or external to the chip. Ensure a correct reference voltage by using proper Kelvin connections at the sense pins.

## Common-Mode Voltage

The switched-capacitor input circuit at the analog input allows signals between AGND and the analog power supply. Since the common-mode voltage has a strong


Figure 3. Equivalent Input at the Reference Pins. The sense pins should not draw any DC current.


Figure 4. Drive Circuit for Reference Pins and Common-Mode Pin
influence on the performance of the ADC, the best results are obtained by choosing $\mathrm{V}_{\mathrm{CM}}=$ (VRFPS + VRFNS) / 2. This can be achieved by using a resistive divider between the two reference potentials. Figure 4 shows a typical driving circuit for good dynamic performance.

# +5V Single-Supply, 1Msps, 16-Bit Self-Calibrating ADC 

## Analog Signal Conditioning

For single-ended inputs, the negative analog input pin (INN) is connected to the common-mode voltage pin (CM) and the positive analog input pin (INP) is connected to the input.
To take full advantage of the ADC's superior AC performance up to the Nyquist frequency, drive the chip with differential signals. In communication systems the signals may inherently be available in differential mode; however medical and/or other applications may only provide single-ended inputs. In this case, convert the single-ended signals into differential ones by using the circuit recommended in Figure 5. Use low-noise, wideband amplifiers, such as the MAX4108, to maintain the signal purity over the full-power bandwidth of the MAX1200 input.
Lowpass or bandpass signals may be required to improve the signal-to-noise and distortion of the incoming signal. For low-frequency signals ( $<100 \mathrm{kHz}$ ), active filters may be used. For higher frequencies, passive filters are more convenient.


Figure 5. A simple circuit generates differential signals from a single-ended input referred to analog ground. The commonmode voltage at INP and INN is the same as CM.

## Single-Ended to Differential Conversion Using Transformers

An alternative single-ended to differential-ended conversion method is a balun transformer such as the CTX03-13675 from Coiltronics. An important benefit of these transformers is their ability to level-shift singleended signals referred to ground on the primary side to optimum common-mode voltages on the secondary side. At frequencies below 20 kHz the transformer core begins to saturate, causing odd-order harmonics.

## Clock Source Requirements

Pipelined ADCs typically need a $50 \%$ duty cycle clock. To avoid this constraint, the MAX1200 provides a divide-by-two circuit to relax this requirement. The clock generator should be chosen commensurate with the frequency range, amplitude, and slew rate of the signal source. If the slew rate of the input signal is small, the jitter requirement on the clock is relaxed. However, if the slew rate is high, the clock jitter needs to be kept at a minimum. For a full-scale amplitude input sine wave, the maximum possible signal-to-noise ratio (SNR) due completely to clock jitter is given by:

$$
\mathrm{SNR}_{\mathrm{MAX}}=\frac{1}{2 \cdot \pi \cdot \mathrm{f}_{\mathrm{IN}} \cdot \sigma_{\mathrm{JITTER}}}
$$

For example, if $f \mathrm{fiN}$ is 500 kHz and $\sigma \mathrm{JITTER}$ is 10 ps RMS, then the SNR limit due to jitter is about 90dB. Generating such a clock source requires a low-noise comparator and a low-phase-noise signal generator. The clock circuit shown in Figure 6 is a possible solution.


Figure 6. Clock Generation Circuit Using Low-Noise Comparator

# +5V Single-Supply, 1Msps, 16-Bit Self-Calibrating ADC 

## Calibration Procedure

Since the MAX1200 is based on a pipelined architecture, low-resolution quantizers ("coarse ADCs") are used to approximate the input signal. MDACs of the same resolution are then used to reconstruct the input signal, which is subtracted from the input and the residue amplified by the SC gain stage. This residue is then passed on to the next stage.
The accuracy of the MAX1200 is limited by the precision of the MDAC, which is strongly dependent on the matching of the capacitors used. The mismatch between the capacitors is determined and stored in an on-chip memory, which is later used during the conversion of the input signal.
During the calibration procedure, the clock must be running continuously. ST_CAL (start of calibration) is initiated by a positive pulse with a minimum width of four clock cycles, but not longer than about 17,400 clock cycles (Figure 8).
The ST_CAL input may be asynchronous with the clock, since it is retimed internally. With ST_CAL activated, END_CAL goes low one or two clock cycles later and remains low until the calibration is complete. During this period, the reference voltages must be stable to less than $0.01 \%$; otherwise the calibration will be invalid. During calibration, the analog inputs INP and INN are not used; however, better performance is achieved if these inputs are static. Once END_CAL goes high (indicating that the calibration procedure is complete), the ADC is ready for conversion.
Once calibrated, the MAX1200 is insensitive to small changes ( $\pm 5 \%$ ) in power-supply voltage or temperature. Following calibration, if the temperature changes more than $\pm 20^{\circ} \mathrm{C}$, the device should be recalibrated to maintain optimum performance.



Figure 8. Timing for Start and End of Calibration


Figure 9. Timing for Bus Access and Bus RelinquishControlled by Output Enable (OE)

## Two's Complement Output

The MAX1200 outputs data in two's complement format. Table 1 shows how to convert the various fullscale inputs into their two's complement output codes.

## Applic ations Information

## Signal-to-Noise Ratio (SNR)

For a waveform perfectly reconstructed from digital samples, the theoretical maximum SNR is the ratio of full-scale analog input (RMS value) to the RMS quantization error (residual error). The ideal, theoretical minimum analog-to-digital noise is caused by quantization error only and results directly from the ADC's resolution ( N bits):

$$
\mathrm{SNR}_{(\text {mAX })}=(6.02 \cdot \mathrm{~N}+1.76) \mathrm{dB}
$$

In reality, there are other noise sources besides quantization noise including thermal noise, reference noise, clock jitter, etc. Therefore, SNR is computed by taking the ratio of the RMS signal to the RMS noise which includes all spectral components minus the fundamental, the first nine harmonics, and the DC offset.

Figure 7. Main Timing Diagram

## +5V Single-Supply, 1Msps, 16-Bit Self-Calibrating ADC

Table 1. Two's Complement Output Codes

| SCALE | OFFSET BINARY | ONE'S COMPLEMENT | TWO'S COMPLEMENT |
| :---: | :---: | :---: | :---: |
| +FSR - 1LSB | 1111 .... 1111 | 0111.... 1111 | 0111.... 1111 |
| +3/4FSR | 1110 .... 0000 | 0110 .... 0000 | 0110 .... 0000 |
| +1/2FSR | 1100 .... 0000 | 0100 .... 0000 | 0100 .... 0000 |
| +1/4FSR | 1010 .... 0000 | 0010 .... 0000 | 0010 .... 0000 |
| +0 | 1000 .... 0000 | 0000 .... 0000 | 0000 .... 0000 |
| -0 | - .... - | - .... - | 1111 .... 1111 |
| -1/4FSR | 0110 .... 0000 | 1110 .... 0000 | 1101 .... 1111 |
| -1/2FSR | 0100 .... 0000 | 1100 .... 0000 | 1011 .... 1111 |
| -3/4FSR | 0010 .... 0000 | 1010 .... 0000 | 1001 .... 1111 |
| -FSR + 1LSB | 0000 .... 0001 | 1000 .... 0001 | 1000 .... 0000 |
| -FSR | 0000 .... 0000 | 1000 .... 0000 | - ....- |

## Signal-to-Noise <br> Plus Distortion (SINAD)

SINAD is the ratio of the fundamental input frequency's RMS amplitude to all other ADC output signals:

$$
\begin{aligned}
& \text { SINAD (dB) = 20log [SignalRMS / (Noise + } \\
& \text { Distortion)RMS] }
\end{aligned}
$$

Effective Number of Bits (ENOB)
ENOB indicates the global accuracy of an ADC at a specific input frequency and sampling rate. An ideal ADC's error consists of quantization noise only. With an input range equal to the full-scale range of the ADC, the effective number of bits can be calculated as follows:

$$
\text { ENOB = (SINAD - 1.76) / } 6.02
$$

Total Harmonic Distortion (THD) THD is the ratio of the RMS sum of the first nine harmonics of the input signal to the fundamental itself. This is expressed as:

where $\mathrm{V}_{1}$ is the fundamental amplitude, and $\mathrm{V}_{2}$ through $\mathrm{V}_{9}$ are the amplitudes of the 2nd through 9th-order harmonics.

## Spurious-Free <br> Dynamic Range (SFDR)

SFDR is the ratio of RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next largest spurious component, excluding DC offset.

## Grounding and Power-Supply Decoupling

Grounding and power-supply decoupling strongly influence the performance of the MAX1200. At 16-bit resolution, unwanted digital crosstalk may couple through the input, reference, power supply, and ground connections; this adversely affects the SNR or SFDR. In addition, electromagnetic interference (EMI) can either couple into or be generated by the MAX1200. Therefore, grounding and power-supply decoupling guidelines should be closely followed.
First, a multilayer printed circuit board (PCB) with separate ground and power-supply planes is recommended. Run high-speed signal traces directly above the ground plane. Since the MAX1200 has separate analog and digital ground buses (AGND and DGND respectively), the PCB should also have separate analog and digital ground sections connected at only one point (star ground). Digital signals should run above the digital ground plane and analog signals should run above the analog ground plane. Digital signals should be kept far away from the sensitive analog inputs, reference input senses, common-mode input, and clock input.

# +5V Single-Supply, 1Msps, 16-Bit Self-Calibrating ADC 

The MAX1200 has three power-supply inputs: analog VDD (AVDD), digital VDD (DVDD), and drive VDD (DRVDD). Each AVDD input should be decoupled with parallel ceramic chip capacitors of values $0.1 \mu \mathrm{~F}$ and $0.001 \mu \mathrm{~F}$, with these capacitors as close to the pin as possible and with the shortest possible connection to the ground plane. The DVDD pins should also have separate $0.1 \mu \mathrm{~F}$ capacitors again adjacent to their respective pins, as should the DRVDD pin. Minimize the digital load capacitance. However, if the total load capacitance on each digital output exceeds 20 pF , the DRVDD decoupling capacitor should be increased or, preferably, digital buffers should be added.

The power-supply voltages should also be decoupled with large tantalum or electrolytic capacitors at the point they enter the PCB. Ferrite beads with additional decoupling capacitors forming a pi network may improve performance.
The analog power-supply input ( $A V_{D D}$ ) for the MAX1200 is typically +5 V while the digital supplies can vary from +3 V to +5 V . Usually, DV DD and DRV DD pins
are connected to the same power supply. Note that the DVDD supply voltage must be greater than or equal to the DRVDD voltage. For example, a digital +3.3 V supply could be connected to DRVDD while a cleaner +5 V supply is connected to DVDD, resulting in slightly improved performance. Alternatively, the +3.3 V supply could be connected to both DRVDD and DVDD. However, the +3.3 V supply must not be connected to DVDD while the +5 V supply is connected to DRV DD (Table 2).

Table 2. Power-Supply Voltage Combinations

| AVDD <br> (V) | DVDD <br> (V) | DRVDD <br> (V) | ALLOWED/ <br> NOT ALLOWED |
| :---: | :---: | :---: | :---: |
| +5 | +5 | +5 | Allowed |
| +5 | +5 | +3.3 | Allowed |
| +5 | +3.3 | +3.3 | Allowed |
| +5 | +3.3 | +5 | Not <br> Allowed |

## Chip Information

TRANSISTOR COUNT: 56,577
SUBSTRATE CONNECTED TO AGND

## +5V Single-Supply, 1Msps, 16-Bit Self-Calibrating ADC



# +5V Single-Supply, 1Msps, 16-Bit Self-Calibrating ADC 

NOTES

# +5V Single-Supply, 1Msps, 16-Bit Self Calibrating ADC 

## NOTES

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

