
捷多邦,专业PCB打样工厂,24小**下沙急沿线,TLV2721Y** Advanced LinCMOS™ RAIL-TO-RAIL

VERY LOW-POWER SINGLE OPERATIONAL AMPLIFIERS

SLOS197 - AUGUST1997

- **Output Swing Includes Both Supply Rails**
- Low Noise . . . 19 nV/ $\sqrt{\text{Hz}}$ Typ at f = 1 kHz
- Low Input Bias Current . . . 1 pA Typ
- Fully Specified for Single-Supply 3-V and 5-V Operation
- Very Low Power . . . 110 μA Typ
- **Common-Mode Input Voltage Range Includes Negative Rail**
- Wide Supply Voltage Range 2.7 V to 10 V
- Macromodel Included



description

The TLV2721 is a single low-voltage operational amplifier available in the SOT-23 package. It offers a compromise between the ac performance and output drive of the TLV2731 and the micropower TLV2711.

It consumes only 150 μA (max) of supply current and is ideal for battery-powered applications. The device exhibits rail-to-rail output performance for increased dynamic range in single- or split-supply applications. The TLV2721 is fully characterized at 3 V and 5 V and is optimized for low-voltage applications.


The TLV2721, exhibiting high input impedance and low noise, is excellent for small-signal conditioning for high-impedance sources, such as piezoelectric transducers. Because of the micropower dissipation levels combined with 3-V operation, these devices work well in hand-held monitoring and remote-sensing applications. In addition, the rail-to-rail output feature with single or split supplies makes this family a great choice when interfacing with analog-to-digital converters (ADCs).


With a total area of 5.6mm², the SOT-23 package only requires one third the board space of the standard 8-pin SOIC package. This ultra-small package allows designers to place single amplifiers very close to the signal source, minimizing noise pick-up from long PCB traces.

AVAILABLE OPTIONS

	V _{IO} max AT 25°C	PACKAGED DEVICES	SYMBOL	CHIP FORM‡
T _A	VIOIIIAX AT 25 C	SOT-23 (DBV)†	STWIBOL	(Y)
0°C to 70°C	3 mV	TLV2721CDBV	VAKC	TLV2721Y
-40°C to 85°C	3 mV	TLV2721IDBV	VAKI	TEVZ7ZII

[†]The DBV package available in tape and reel only.






Advanced LinCMOS is a trademark of Texas Instruments Incorporated




[‡] Chip forms are tested at $T_A = 25^{\circ}$ C only.

TLV2721Y chip information

This chip, when properly assembled, displays characteristics similar to the TLV2721C. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. This chip may be mounted with conductive epoxy or a gold-silicon preform.





TLV2721, TLV2721Y Advanced LinCMOS™ RAIL-TO-RAIL VERY LOW-POWER SINGLE OPERATIONAL AMPLIFIERS

SLOS197 - AUGUST 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{DD} (see Note 1)	
Differential input voltage, V _{ID} (see Note 2)	±V _{DD}
Input voltage range, V _I (any input, see Note 1)	
Input current, I _I (each input)	±5 mA
Output current, I _O	±50 mA
Total current into V _{DD+}	±50 mA
Total current out of V _{DD}	±50 mA
Duration of short-circuit current (at or below) 25°C (see Note 3)	unlimited
Continuous total power dissipation	. See Dissipation Rating Table
Operating free-air temperature range, T _A : TLV2721C	0°C to 70°C
TLV2721I	–40°C to 85°C
Storage temperature range, T _{stq}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DBV package	je 260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to VDD -.

- 2. Differential voltages are at the noninverting input with respect to the inverting input. Excessive current flows when input is brought below $V_{DD} = 0.3 \text{ V}$.
- 3. The output can be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
DBV	150 mW	1.2 mW/°C	96 mW	78 mW

recommended operating conditions

	TLV2721C MIN MAX		ΤL	UNIT	
			MIN	MAX	UNIT
Supply voltage, V _{DD} (see Note 1)	2.7	10	2.7	10	V
Input voltage range, V _I	V_{DD-}	V _{DD+} -1.3	V_{DD-}	V _{DD+} -1.3	V
Common-mode input voltage, V _{IC}	V_{DD-}	V _{DD+} -1.3	V_{DD-}	V _{DD+} -1.3	V
Operating free-air temperature, T _A	0	70	-40	85	°C

NOTE 1: All voltage values, except differential voltages, are with respect to V_{DD}_.

TLV2721, TLV2721Y Advanced LinCMOS™ RAIL-TO-RAIL VERY LOW-POWER SINGLE OPERATIONAL AMPLIFIERS

SLOS197 – AUGUST 1997

electrical characteristics at specified free-air temperature, V_{DD} = 3 V (unless otherwise noted)

		 		-	7 55 (
	PARAMETER	TEST CON	IDITIONS	T _A †		LV27210			LV2721		UNIT
		1=01-001		·A·	MIN	TYP	MAX	MIN	TYP	MAX	Olari
VIO	Input offset voltage]				0.5	3		0.5	3	mV
αVIO	Temperature coefficient of input offset voltage			Full range		1			1		μV/°C
	Input offset voltage long-term drift (see Note 4)	$V_{DD\pm} = \pm 1.5 \text{ V},$ $V_{O} = 0,$	$V_{IC} = 0,$ R _S = 50 Ω	25°C		0.003			0.003		μV/mo
li o	Input offset current	1		25°C		0.5			0.5		pА
lio	input onset current]		Full range			150			150	PΑ
I _{IB}	Input bias current			25°C		1			1		pА
'IB	input blub current			Full range			150			150	PΛ
V Common-mode input	$R_S = 50 \Omega$,	V _O ≤5 mV	25°C	0 to 2	-0.3 to 2.2		0 to 2	-0.3 to 2.2		V	
VICR	VICR voltage range	NS = 50 22,	INIOI ZOMIN	Full range	0 to 1.7			0 to 1.7			V
		I _{OH} = -100 μA		25°C		2.97			2.97		
VOH	High-level output voltage	I _{OH} = -400 μA		25°C		2.88			2.88		V
	voltago			Full range	2.6			2.6			
		$V_{IC} = 1.5 V$,	$I_{OL} = 50 \mu\text{A}$	25°C		15			15		
VOL	Low-level output voltage	V _{IC} = 1.5 V,	I _{OL} = 500 μA	25°C		150			150		mV
	- Tollago	V ₁ C = 1.5 v,	10[= 300 μΑ	Full range			500			500	
	Large-signal	\/.a 4.5.\/	R _L = 2 kه	25°C	2	3		2	3		
AVD	differential voltage	$V_{IC} = 1.5 \text{ V},$ $V_{O} = 1 \text{ V to 2 V}$		Full range	1			1			V/mV
	amplification	Ŭ	$R_L = 1 M\Omega^{\ddagger}$	25°C		250			250		
^r id	Differential input resistance			25°C		1012			1012		Ω
r _{ic}	Common-mode input resistance			25°C		10 ¹²			10 ¹²		Ω
cic	Common-mode input capacitance	f = 10 kHz		25°C		6			6		pF
z _o	Closed-loop output impedance	f = 10 kHz,	A _V = 10	25°C		90			90		Ω
CMRR	Common-mode	$V_{IC} = 0 \text{ to } 1.7 \text{ V},$		25°C	70	82		70	82		dB
OWINK	rejection ratio	V _O = 1.5 V,	$R_S = 50 \Omega$	Full range	65			65			uБ
	Supply voltage	$V_{DD} = 2.7 \text{ V to 8}$		25°C	80	95		80	95		
ksvr	rejection ratio (ΔV _{DD} /ΔV _{IO})	$V_{IC} = V_{DD}/2$,	No load	Full range	80			80			dB
lDD		No load	25°C		100	150		100	150	— uA l	
טטי		$V_O = 1.5 \text{ V},$ No load		Full range			200			200	h., ,

[†] Full range for the TLV2721C is 0°C to 70°C. Full range for the TLV2721I is – 40°C to 85°C.



[‡]Referenced to 1.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^{\circ}C$ extrapolated to $T_A = 25^{\circ}C$ using the Arrhenius equation and assuming an activation energy of 0.96 eV.

TLV2721, TLV2721Y Advanced LinCMOS™ RAIL-TO-RAIL VERY LOW-POWER SINGLE OPERATIONAL AMPLIFIERS SLOS197 – AUGUST 1997

operating characteristics at specified free-air temperature, $V_{DD} = 3 V$

	DADAMETED	TEST CONDITIONS		_ +	Т	LV27210	3	TLV2721I			
	PARAMETER	I EST COND	IIIONS	T _A †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	Claus rate at units	V= 11V+010V	p. a.ot	25°C	0.1	0.25		0.1	0.25		
SR	Slew rate at unity gain	$V_O = 1.1 \text{ V to } 1.9 \text{ V},$ $C_L = 100 \text{ pF}^{\ddagger}$	RL = 2 KS2+	Full range	0.05			0.05			V/μs
V	Equivalent input	f = 10 Hz		25°C		120			120		nV/√Hz
Vn	noise voltage f = 1 kHz			25°C		20			20		IIV/∀⊓Z
V _{N(PP)}	Peak-to-peak equivalent input	f = 0.1 Hz to 1 Hz		25°C		680			680		mV
VN(PP)	noise voltage	f = 0.1 Hz to 10 Hz		25°C		860			860		1110
In	Equivalent input noise current			25°C		0.6			0.6		fA/√Hz
	Total harmonic distortion plus noise	$V_0 = 1 \text{ V to 2 V},$	A _V = 1	0500		2.52%			2.52%		
THD+N			A _V = 10	25°C		7.01%			7.01%		
I HD+N		V _O = 1 V to 2 V,	A _V = 1	25°C		0.076%			0.076%		
		f = 20 kHz, $R_L = 2 \text{ k}\Omega$ §	A _V = 10			0.147%			0.147%		
	Gain-bandwidth product	f = 1 kHz, C _L = 100 pF‡	$R_L = 2 k\Omega^{\ddagger}$,	25°C		480			480		kHz
ВОМ	Maximum output-swing bandwidth	$V_O(PP) = 1 V,$ $R_L = 2 k\Omega^{\ddagger},$	A _V = 1, C _L = 100 pF‡	25°C		30			30		kHz
+	Settling time	$A_V = -1$, Step = 1 V to 2 V,	To 0.1%	25°C		4.5			4.5		μs
t _S	Seming mine	$R_L = 2 k\Omega^{\ddagger},$ $C_L = 100 pF^{\ddagger}$	To 0.01%	25°C		6.8			6.8		μs
φm	Phase margin at unity gain	$R_1 = 2 k\Omega^{\ddagger}$	$C_{I} = 100 \text{ pF}^{\ddagger}$	25°C		53°			53°		
	Gain margin	1 -	- '	25°C		12			12		dB

[†] Full range is –40°C to 85°C.

[‡]Referenced to 1.5 V

[§] Referenced to 0 V

TLV2721, TLV2721Y Advanced LinCMOS™ RAIL-TO-RAIL VERY LOW-POWER SINGLE OPERATIONAL AMPLIFIERS

electrical characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$ (unless otherwise noted)

	DADAMETED	TEST SON	DITIONS	- +	TI	LV27210	2	Т	LV2721	l		
	PARAMETER	TEST CON	DITIONS	T _A †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
۷ _{IO}	Input offset voltage					0.5	3		0.5	3	mV	
αVIO	Temperature coefficient of input offset voltage			Full range		1			1		μV/°C	
	Input offset voltage long-term drift (see Note 4)	$V_{DD\pm} = \pm 2.5 \text{ V},$ $V_{O} = 0,$	$V_{IC} = 0$, R _S = 50 Ω	25°C		0.003			0.003		μV/mo	
lıo	Input offset current]		25°C		0.5			0.5		pА	
ΙΟ	input onset current]		Full range			150			150	PΑ	
I _{IB}	Input bias current			25°C		1			1		pА	
.ID	mpar blad carront			Full range			150			150	P/	
Vice Common-mode input	R _S = 50 Ω,	1\/\col < 5 m\/	25°C	0 to 4	-0.3 to 4.2		0 to 4	-0.3 to 4.2		V		
VICR	voltage range	KS = 50 12,	V _{IO} ≤5 mV	Full range	0 to 3.5			0 to 3.5			V	
V	High-level output	$I_{OH} = -500 \mu A$		25°C	4.75	4.88		4.75	4.88		V	
VOH	voltage	$I_{OH} = -1 \text{ mA}$		25 C	4.6	4.76		4.6	4.76	v		
	Law law law day	$V_{IC} = 2.5 V,$	$I_{OL} = 50 \mu A$	25°C		12			12			
VOL	Low-level output voltage	V _{IC} = 2.5 V,	I _{OL} = 500 μA	25°C		120			120	mV		
		VIC = 2.0 V,	10L = 300 μA	Full range			500			500		
	Large-signal	V _{IC} = 2.5 V,	R _L = 2 kه	25°C	3	5		3	5			
AVD	differential voltage	$V_0 = 2.5 \text{ V},$ $V_0 = 1 \text{ V to 4 V}$		Full range	1			1			V/mV	
	amplification		$R_L = 1 M\Omega^{\ddagger}$	25°C		800			800			
r _{id}	Differential input resistance			25°C		1012			1012		Ω	
r _{ic}	Common-mode input resistance			25°C		10 ¹²			10 ¹²		Ω	
c _{ic}	Common-mode input capacitance	f = 10 kHz		25°C		6			6		pF	
z _o	Closed-loop output impedance	f = 10 kHz,	A _V = 10	25°C		70			70		Ω	
CMRR	Common-mode	$V_{IC} = 0 \text{ to } 2.7 \text{ V},$	V _O = 1.5 V,	25°C	70	85		70	85		dB	
Sivilation	rejection ratio	$R_S = 50 \Omega$		Full range	65			65			45	
ksvr	Supply voltage rejection ratio	$V_{DD} = 4.4 \text{ V to 8}$		25°C	80	95		80	95		dB	
	(ΔV _{DD} /ΔV _{IO})	$V_{IC} = V_{DD}/2$,	No load F	Full range	80			80				
I _{DD}	Supply current	V _O = 2.5 V,	No load	25°C		110	150		110	150	μΑ	
-טט		200 to 7000 Full re		Full range			200			200	μΑ	

[†] Full range for the TLV2721C is 0°C to 70°C. Full range for the TLV2721I is -40°C to 85°C.



[‡]Referenced to 2.5 V

NOTE 5: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at $T_A = 150^{\circ}C$ extrapolated to $T_A = 25$ °C using the Arrhenius equation and assuming an activation energy of 0.96 eV.

TLV2721, TLV2721Y Advanced LinCMOS™ RAIL-TO-RAIL VERY LOW-POWER SINGLE OPERATIONAL AMPLIFIERS SLOS197 – AUGUST 1997

operating characteristics at specified free-air temperature, $V_{DD} = 5 V$

	DADAMETED	TEST CONDITIONS		T _A †	Т	LV27210	C	TLV2721I			
1	PARAMETER			TAI	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	Slew rate at unity	V _O = 1.5 V to 3.5 V,	$R_1 = 2 k\Omega^{\ddagger}$	25°C	0.1	0.25		0.1	0.25		
SR	gain	$C_L = 100 \text{ pF}^{\ddagger}$	$RL = 2 K\Omega + 1$	Full range	0.05			0.05			V/μs
\/	Equivalent input	f = 10 Hz		25°C		90			90		nV/√ Hz
V _n	noise voltage	f = 1 kHz		25°C		19			19		IIV/VIIZ
V	Peak-to-peak	f = 0.1 Hz to 1 Hz		25°C		800			800		\/
V _{N(PP)}	equivalent input noise voltage	f = 0.1 Hz to 10 Hz		25°C		960	960			m∨	
In	Equivalent input noise current			25°C		0.6			0.6		fA/√Hz
	Total harmonic distortion plus noise	$V_0 = 1.5 \text{ V to } 3.5 \text{ V},$	A _V = 1	25°C		2.45%			2.45%		
TUD . N		$f = 20 \text{ kHz},$ tal harmonic $R_L = 2 \text{ k}\Omega^{\ddagger}$	A _V = 10	25°C		5.54%			5.54%		
THD+N		$V_0 = 1.5 \text{ V to } 3.5 \text{ V},$	A _V = 1	25°C		0.142%			0.142%		
		$f = 20 \text{ kHz},$ $R_L = 2 \text{ k}\Omega$	A _V = 10			0.257%			0.257%		1
	Gain-bandwidth product	f = 1 kHz, C _L = 100 pF [‡]	$R_L = 2 k\Omega^{\ddagger}$,	25°C		510			510		kHz
ВОМ	Maximum output- swing bandwidth	$V_{O(PP)} = 1 \text{ V},$ $R_L = 2 \text{ k}\Omega^{\ddagger},$	$A_V = 1,$ $C_L = 100 \text{ pF}^{\ddagger}$	25°C		40			40		kHz
t _S	Settling time	$A_V = -1$, Step = 1.5 V to 3.5 V,	To 0.1%	25°C		6.8			6.8		μS
'S	Cottling time	R ₁ = 2 kO^{\ddagger}	To 0.01%	25°C		9.2			9.2		μο
φm	Phase margin at unity gain	se margin at		25°C		53°			53°		
	Gain margin	1 -	<u> </u>	25°C		12			12		dB

[†] Full range is –40°C to 85°C. ‡ Referenced to 2.5 V

[§] Referenced to 0 V

electrical characteristics at V_{DD} = 3 V, T_A = 25°C (unless otherwise noted)

	DADAMETED	TEST C	ONDITIONS		TL	V2721Y	′	
	PARAMETER	lesi c	ONDITIONS		MIN	TYP	MAX	UNIT
VIO	Input offset voltage	.,				620		μV
lio	Input offset current	$V_{DD} \pm = \pm 1.5 \text{ V},$ $R_S = 50 \Omega$	VIC = 0, V	O = 0,		0.5		pА
I _{IB}	Input bias current	11/5 = 30 32				1		pА
VICR	Common-mode input voltage range	V _{IO} ≤5 mV,	R _S = 50 Ω			-0.3 to 2.2		V
Vон	High-level output voltage	ΙΟΗ = -100 μΑ				2.97		V
	Low lovel output voltogo	V _{IC} = 1.5 V,	$V_{IC} = 1.5 \text{ V}, \qquad I_{OL} = 50 \mu\text{A}$			15		mV
VOL	Low-level output voltage	V _{IC} = 1.5 V,	I _{OL} = 500 μA			150		IIIV
Δ	Large-signal differential	V - 4 V to 2 V	$R_L = 2 k\Omega^{\dagger}$ $R_L = 1 M\Omega^{\dagger}$		3			V/mV
AVD	voltage amplification	$V_O = 1 \text{ V to 2 V}$				250		V/mV
^r id	Differential input resistance		•			1012		Ω
r _{ic}	Common-mode input resistance					1012		Ω
c _{ic}	Common-mode input capacitance	f = 10 kHz				6		pF
z _O	Closed-loop output impedance	f = 10 kHz,	A _V = 10			90		Ω
CMRR	Common-mode rejection ratio	$V_{IC} = 0 \text{ to } 1.7 \text{ V},$	$V_O = 0$, R	$S = 50 \Omega$		82		dB
ksvr	Supply voltage rejection ratio (ΔV _{DD} /ΔV _{IO})	$V_{DD} = 2.7 \text{ V to 8 V},$	V _{IC} = 0, N	lo load		95		dB
I _{DD}	Supply current	$V_{O} = 0,$	No load			100		μΑ

[†] Referenced to 1.5 V

electrical characteristics at V_{DD} = 5 V, T_A = 25°C (unless otherwise noted)

	DADAMETED	TEST O	CNUTIONS	TI	V2721Y		
	PARAMETER	l lesi c	ONDITIONS	MIN	TYP	MAX	UNIT
VIO	Input offset voltage				610		μV
lιο	Input offset current	$V_{DD} \pm = \pm 1.5 \text{ V},$ $R_{S} = 50 \Omega$	$V_{IC} = 0, \qquad V_{O} = 0,$		0.5		рА
I _{IB}	Input bias current	115 = 30 22			1		рА
VICR	Common-mode input voltage range	V _{IO} ≤5 mV,	R _S = 50 Ω		-0.3 to 4.2		V
Vон	High-level output voltage	I _{OH} = -500 μA			4.88		V
V	Low lovel output voltogo	V _{IC} = 2.5 V,	I _{OL} = 50 μA		12		mV
VOL	Low-level output voltage	V _{IC} = 2.5 V,	I _{OL} = 500 μA		120		IIIV
Δ	Large-signal differential	V- 4.V4-4.V	$R_L = 2 k\Omega^{\dagger}$		5		V/mV
AVD	voltage amplification	$V_O = 1 V \text{ to } 4 V$	$R_L = 1 M\Omega^{\dagger}$		800		V/IIIV
r _{id}	Differential input resistance				1012		Ω
r _{ic}	Common-mode input resistance				1012		Ω
c _{ic}	Common-mode input capacitance	f = 10 kHz			6		pF
z _o	Closed-loop output impedance	f = 10 kHz,	A _V = 10		70		Ω
CMRR	Common-mode rejection ratio	$V_{IC} = 0 \text{ to } 1.7 \text{ V},$	$V_0 = 0$, $R_S = 50 \Omega$		85		dB
kSVR	Supply voltage rejection ratio $(\Delta V_{DD}/\Delta V_{IO})$	$V_{DD} = 2.7 \text{ V to 8 V},$	V _{IC} = 0, No load		95		dB
I _{DD}	Supply current	$V_{O} = 0,$	No load		110		μΑ

[†] Referenced to 2.5 V




Table of Graphs


			FIGURE
VIO	Input offset voltage	Distribution vs Common-mode input voltage	1, 2 3, 4
ανιο	Input offset voltage temperature coefficient	Distribution	5, 6
I _{IB} /I _{IO}	Input bias and input offset currents	vs Free-air temperature	7
VI	Input voltage	vs Supply voltage vs Free-air temperature	8 9
Vон	High-level output voltage	vs High-level output current	10, 13
VOL	Low-level output voltage	vs Low-level output current	11, 12, 14
VO(PP)	Maximum peak-to-peak output voltage	vs Frequency	15
los	Short-circuit output current	vs Supply voltage vs Free-air temperature	16 17
Vo	Output voltage	vs Differential input voltage	18, 19
A _{VD}	Differential voltage amplification	vs Load resistance	20
AVD	Large signal differential voltage amplification	vs Frequency vs Free-air temperature	21, 22 23, 24
z _O	Output impedance	vs Frequency	25, 26
CMRR	Common-mode rejection ratio	vs Frequency vs Free-air temperature	27 28
k _{SVR}	Supply-voltage rejection ratio	vs Frequency vs Free-air temperature	29, 30 31
I _{DD}	Supply current	vs Supply voltage	32
SR	Slew rate	vs Load capacitance vs Free-air temperature	33 34
Vo	Inverting large-signal pulse response	vs Time	35, 36
VO	Voltage-follower large-signal pulse response	vs Time	37, 38
Vo	Inverting small-signal pulse response	vs Time	39, 40
Vo	Voltage-follower small-signal pulse response	vs Time	41, 42
Vn	Equivalent input noise voltage	vs Frequency	43, 44
	Input noise voltage (referred to input)	Over a 10-second period	45
THD + N	Total harmonic distortion plus noise	vs Frequency	46
	Gain-bandwidth product	vs Free-air temperature vs Supply voltage	47 48
φm	Phase margin	vs Frequency vs Load capacitance	21, 22 51, 52
	Gain margin	vs Load capacitance	49, 50
B ₁	Unity-gain bandwidth	vs Load capacitance	53, 54





SLOS197 - AUGUST 1997

TYPICAL CHARACTERISTICS









[†] For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.

DISTRIBUTION OF TLV2721 INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT[†]

SLOS197 - AUGUST 1997





Figure 5

INPUT BIAS AND INPUT OFFSET CURRENTS



DISTRIBUTION OF TLV2721 INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT[†]






Figure 6


INPUT VOLTAGE VS




[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

INPUT VOLTAGE^{†‡} vs FREE-AIR TEMPERATURE 5 VDD = 5 V 4 3 2 |V|O| ≤ 5 mV 1 -55 -35 -15 5 25 45 65 85 105 125 TA - Free-Air Temperature - °C Figure 9









[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.


[‡] For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.







SHORT-CIRCUIT OUTPUT CURRENT

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE‡







V_{ID} = 100 mV

 $V_{ID} = -100 \text{ mV}$

-4

-8 2

[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

[‡] For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.

SHORT-CIRCUIT OUTPUT CURRENT †‡ FREE-AIR TEMPERATURE 20 $V_{DD} = 5 V$ $V_{IC} = 2.5 \text{ V}$ IOS - Short-Circuit Output Current - mA 16 $V_0 = 2.5 \text{ V}$ 12 $V_{ID} = -100 \text{ mV}$ 8 0 $V_{ID} = 100 \text{ mV}$ -4 100 -75 -50 -25 0 25 50 75 125 T_A – Free-Air Temperature – $^{\circ}C$ Figure 17






Figure 19

OUTPUT VOLTAGE‡



DIFFERENTIAL VOLTAGE AMPLIFICATION[‡]



[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

 $[\]ddagger$ For all curves where $V_{DD} = 5$ V, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3$ V, all loads are referenced to 1.5 V.

LARGE-SIGNAL DIFFERENTIAL VOLTAGE[†] AMPLIFICATION AND PHASE MARGIN

FREQUENCY 180° $V_{DD} = 5 V$ $R_L = 2 k\Omega$ C_L= 100 pF 135° A_{VD} – Large-Signal Differential Voltage Amplification – dB $T_A = 25^{\circ}C$ 40 90° Phase Margin **Phase Margin** 20 Gain **E** 0 0° -45° -20 -90° -40 104 107 f - Frequency - Hz

Figure 21

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE MARGIN[†]





Figure 22

[†] For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.



SLOS197 – AUGUST 1997

TYPICAL CHARACTERISTICS



[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.


Figure 25


 $[\]ddagger$ For all curves where $V_{DD} = 5$ V, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3$ V, all loads are referenced to 1.5 V.



Figure 26

COMMON-MODE REJECTION RATIO† **FREQUENCY** 100 $T_A = 25^{\circ}C$ CMRR - Common-Mode Rejection Ratio - dB $V_{DD} = 5 V$ V_{IC} = 2.5 V 80 $V_{DD} = 3 V$ 60 $V_{IC} = 1.5 V$ 40 20 103 106 101 102 104 105 f - Frequency - Hz





COMMON-MODE REJECTION RATIO†‡ vs





Figure 28

SUPPLY-VOLTAGE REJECTION RATIOT



 $[\]dagger$ For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.

[‡] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.




SLOS197 - AUGUST 1997

TYPICAL CHARACTERISTICS

SUPPLY-VOLTAGE REJECTION RATIO[†] FREE-AIR TEMPERATURE 100 $V_{DD} = 2.7 \text{ V to 8 V}$ k_{SVR} - Supply-Voltage Rejection Ratio - dB $V_{IC} = V_O = V_{DD}/2$ 98 96 94 92 90 -50 25 75 100 -75-25125 T_A - Free-Air Temperature - °C

Figure 31







Figure 32



[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

[‡] For all curves where $V_{DD} = 5$ V, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3$ V, all loads are referenced to 1.5 V.

Output Voltage – V

o

- Output Voltage - V

0

INVERTING LARGE-SIGNAL PULSE RESPONSE† 3 $V_{DD} = 3 V$ $R_L = 2 k\Omega$ 2.5 C_L = 100 pF $A_{V} = -1$ T_A = 25°C Vo - Output Voltage - V 2 1.5 1 0.5 5 10 15 20 25 30 35 40 45 50 t – Time – μ s

Figure 35




Figure 37

INVERTING LARGE-SIGNAL PULSE RESPONSE[†]




Figure 36

VOLTAGE-FOLLOWER LARGE-SIGNAL PULSE RESPONSE[†]





Figure 38

[†] For all curves where $V_{DD} = 5 \text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3 \text{ V}$, all loads are referenced to 1.5 V.

INVERTING SMALL-SIGNAL PULSE RESPONSE† 0.82 $V_{DD} = 3 V$ $R_L = 2 k\Omega$ C_L = 100 pF 0.8 $A_V = -1$ Vo - Output Voltage - V T_A = 25°C 0.78 0.76 0.74 0.72 0.7 0.5 1.5 2 2.5 1 3 3.5 4.5 $\textbf{t-Time}-\mu\textbf{s}$

Figure 39



INVERTING SMALL-SIGNAL PULSE RESPONSE†




Figure 40

VOLTAGE-FOLLOWER SMALL-SIGNAL PULSE RESPONSE[†]





Figure 42

[†] For all curves where $V_{DD} = 5 \text{ V}$, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3 \text{ V}$, all loads are referenced to 1.5 V.



EQUIVALENT INPUT NOISE VOLTAGE[†] **FREQUENCY** 120 $V_{DD} = 3 V$ V_n – Equivalent Input Noise Voltage – nV/ √Hz $R_S = 20 \Omega$ TA = 25°C 100 80 60 40 20 0 10¹ 104 102 103 f - Frequency - Hz Figure 43



INPUT NOISE VOLTAGE OVER




Figure 45

TOTAL HARMONIC DISTORTION PLUS NOISET





Figure 46


[†] For all curves where V_{DD} = 5 V, all loads are referenced to 2.5 V. For all curves where V_{DD} = 3 V, all loads are referenced to 1.5 V.

GAIN-BANDWIDTH PRODUCT †‡ FREE-AIR TEMPERATURE 800 $V_{DD} = 5 V$ f = 10 kHzR_L = 2 kHz 700 Gain-Bandwidth Product - kHz $C_{L} = 100 pF$ 600 500 400 300 200 **-75** -50 -25 25 50 0 75 100 125 T_A - Free-Air Temperature - °C






GAIN-BANDWIDTH PRODUCT vs SUPPLY VOLTAGE



GAIN MARGIN




[†] Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

 $[\]ddagger$ For all curves where $V_{DD} = 5$ V, all loads are referenced to 2.5 V. For all curves where $V_{DD} = 3$ V, all loads are referenced to 1.5 V.


PHASE MARGIN LOAD CAPACITANCE $T_A = 25^{\circ}C$ $R_L = \infty$ 60° $R_{null} = 1 k\Omega$ $R_{null} = 500 \Omega$ ^фm – Phase Margin 45° **30**° $R_{null} = 0$ $R_{null} = 200 \Omega$ 15° **0**° 101 103 104 105

Figure 51

C_L - Load Capacitance - pF



PHASE MARGIN LOAD CAPACITANCE 75° T_A = 25°C $R_L = 2 k\Omega$ 60° $R_{null} = 1 k\Omega$ ⁰m – Phase Margin 45° R_{null} = 500 Ω 30° $R_{null} = 0$ 15° $R_{null} = 100 \Omega$ **0**° 103 10⁵ 102 104 101 C_L - Load Capacitance - pF Figure 52





APPLICATION INFORMATION

driving large capacitive loads

The TLV2721 is designed to drive larger capacitive loads than most CMOS operational amplifiers. Figure 50 through Figure 55 illustrate its ability to drive loads greater than 100 pF while maintaining good gain and phase margins (R_{null} = 0).

A small series resistor (R_{null}) at the output of the device (Figure 55) improves the gain and phase margins when driving large capacitive loads. Figure 50 through Figure 53 show the effects of adding series resistances of $100\,\Omega$, $200\,\Omega$, $500\,\Omega$, and $1\,k\Omega$. The addition of this series resistor has two effects: the first effect is that it adds a zero to the transfer function and the second effect is that it reduces the frequency of the pole associated with the output load in the transfer function.

The zero introduced to the transfer function is equal to the series resistance times the load capacitance. To calculate the approximate improvement in phase margin, equation 1 can be used.

$$\Delta \phi_{m1} = tan^{-1} \left(2 \times \pi \times UGBW \times R_{null} \times C_L \right)$$
 where :

 $\Delta \phi_{m1}$ = improvement in phase margin

UGBW = unity-gain bandwidth frequency

R_{null} = output series resistance

 C_1 = load capacitance

The unity-gain bandwidth (UGBW) frequency decreases as the capacitive load increases (Figure 54 and Figure 55). To use equation 1, UGBW must be approximated from Figure 54 and Figure 55.




Figure 55. Series-Resistance Circuit

The TLV2721 is designed to provide better sinking and sourcing output currents than earlier CMOS rail-to-rail output devices. This device is specified to sink 500 μ A and source 1 mA at V_{DD} = 5 V at a maximum quiescent I_{DD} of 200 μ A. This provides a greater than 80% power efficiency.

When driving heavy dc loads, such as $2 \text{ k}\Omega$, the positive edge under slewing conditions can experience some distortion. This condition can be seen in Figure 38. This condition is affected by three factors:

- Where the load is referenced. When the load is referenced to either rail, this condition does not occur. The distortion occurs only when the output signal swings through the point where the load is referenced. Figure 39 illustrates two 2-k Ω load conditions. The first load condition shows the distortion seen for a 2-k Ω load tied to 2.5 V. The third load condition in Figure 39 shows no distortion for a 2-k Ω load tied to 0 V.
- Load resistance. As the load resistance increases, the distortion seen on the output decreases. Figure 39 illustrates the difference seen on the output for a 2-k Ω load and a 100-k Ω load with both tied to 2.5 V.
- Input signal edge rate. Faster input edge rates for a step input result in more distortion than with slower input edge rates.



SLOS197 - AUGUST 1997

APPLICATION INFORMATION

macromodel information

Macromodel information provided was derived using Microsim $Parts^{TM}$, the model generation software used with Microsim $PSpice^{TM}$. The Boyle macromodel (see Note 6) and subcircuit in Figure 57 are generated using the TLV2721 typical electrical and operating characteristics at $T_A = 25$ °C. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification

- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

NOTE 6: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers", *IEEE Journal of Solid-State Circuits*, SC-9, 353 (1974).




Figure 56. Boyle Macromodel and Subcircuit


PSpice and Parts are trademark of MicroSim Corporation.



MECHANICAL INFORMATION

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions include mold flash or protrusion.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated