查询HT48R0AA-1供应商

捷多邦,专业PCB打样工厂,24小时加急出货



HT48R0AA-1

Cost-Effective I/O Type 8-Bit OTP MCU

Technical Document

- Tools Information
- FAQs
- Application Note
 - WWW.DZSC - HA0003E Communicating between the HT48 & HT46 Series MCUs and the HT93LC46 EEPROM

1

- HA0013E HT48 & HT46 LCM Interface Design
- HA0018E Controlling the HT1621 LCD Controller with the HT48 MCU Series
- HA0049E Read and Write Control of the HT1380
- HA0075E MCU Reset and Oscillator Circuits Application Note

Features

- Operating voltage: f_{SYS}=4MHz: 2.2V~5.5V f_{sys}=8MHz: 3.3V~5.5V
- 23 bidirectional I/O lines
- An interrupt input shared with an I/O line
- 8-bit programmable timer/event counter with overflow interrupt and 8-stage prescaler
- 8-bit programmable timer/event counter and overflow interrupt
- · External crystal and RC oscillator
- Watchdog Timer
- 4096×15 Program memory ROM
- 128×8 Data memory RAM

- Buzzer driving pair and PFD supported
- HALT function and wake-up feature reduce power consumption
- Up to 0.5µs instruction cycle with 8MHz system clock All instructions in one or two machine cycles 150.00
- 15-bit table read instruction
- 4-level subroutine nesting
- Bit manipulation instruction
- 63 powerful instructions
- Low voltage reset function
- 24/28-pin SKDIP/SOP package

General Description

The HT48R0AA-1 is an 8-bit high performance, RISC architecture microcontroller devices specifically designed for cost-effective multiple I/O control product applications.

The advantages of low power consumption, I/O flexibility, timer functions, oscillator configuration options,


HALT and wake-up functions, Watchdog Timer, buzzer driver, as well as low cost, enhance the versatility of these devices to suit a wide range of application possibilities such as industrial control, consumer products, subsystem controllers, etc.



.dzsc.com



Block Diagram



Pin Assignment

			PB5	1 28	в 🗖 РВ6
			PB4 🗌	2 2	7 🗖 РВ7
PB5 🗆	1 24] PB6	PA3 🗆	3 20	6 🗖 PA4
РВ4 🗆	2 23] PB7	PA2	4 2	5 🗖 PA5
PA3 🗆	3 22	🗆 PA4	PA1	5 24	4 🗖 PA6
PA2 🗆	4 21	🗆 PA5	PA0	6 23	3 🗖 PA7
PA1 🗆	5 20	🗆 PA6	PB3	7 2	2 🗆 OSC2
PA0 🗆	6 19	🗆 PA7	PB2	8 2	
РВЗ 🗆	7 18	□ OSC2	PB1/BZ	9 20	
PB2 🗆	8 17	□ OSC1	PB0/BZ	10 19	
PB1/BZ	9 16		VSS 🗆	11 18	B PC5/TMR1
PB0/BZ	10 15	□ RES	PD0/INT	12 1	7 🗖 PC4
VSS 🗆	11 14	_ PC5/TMR1	PC0/TMR0	13 10	6 🗖 PC3
PD0/INT	12 13	PC0/TMR0	PC1	14 1	5 🗖 PC2
L	HT48R0AA-1	1		HT48R0AA	-1
- 24	SKDIP-A/SO	P-A	- 28	SKDIP-A/S	OP-A

 $\overline{\mathbf{x}}$



Pin Description

Pin Name	I/O	Configuration Options	Description
PA0~PA7	I/O	Pull-high Wake-up	Bidirectional 8-bit I/O port. Each bit can be configured as a wake-up input by configuration option. Software instructions determined the CMOS output or Schmitt trigger input with a pull-high resistor (determined by a pull-high configuration option).
PB0/BZ PB1/BZ PB2~PB7	I/O	Pull-high I/O or BZ/BZ	Bidirectional 8-bit I/O port. Software instructions determined the CMOS output or Schmitt trigger input with a pull-high resistor (determined by a pull-high configuration option). The PB0 and PB1 are pin-shared with the BZ and BZ, respectively. Once the PB0 and PB1 are selected as buzzer driving outputs, the output signals come from an internal PFD generator (shared with an 8 bits timer/event counter).
PC0/TMR0 PC1~PC4 PC5/TMR1	I/O	Pull-high	Bidirectional 6-bit I/O lines. Software instructions determine the CMOS output or Schmitt trigger input with a pull-high resistor (determined by a pull-high con- figuration option). The Timer/Event Counter 0 and the Timer/Event Counter 1 counter input (Schmitt trigger input without pull-high resistor) are pin-shared with the PC0 and PC5, respectively.
PD0/INT	I/O	Pull-high	Bi-directional I/O line. Software instructions determine the CMOS output or Schmitt trigger input with a pull-high resistor (determined by a pull-high configuration option). the external interrupt input INT, is pin-shared with PD0 and is activated on a high to low transition.
VDD	_		Positive power supply
VSS		_	Negative power supply, ground
RES	Ι	_	Schmitt trigger reset input. Active low.
OSC1 OSC2	і 0	Crystal or RC	OSC1, OSC2 are connected to an RC network or Crystal (determined by con- figuration options) for the internal system clock. In the case of RC operation, OSC2 is the output terminal for 1/4 system clock.

Note: The pull-high resistors of each I/O port (PA, PB, PC, PD) are controlled by configuration options.

Each pin on PA can be programmed through a configuration option to have a wake-up function. Pins PC1~PC4 exist but are not bonded out on the 24-pin package.

Unbonded pins should be setup as outputs or as inputs with pull-high resistors to conserve power.

Absolute Maximum Ratings

Supply Voltage	V _{SS} –0.3V to V _{SS} +6.0V	Storage Temperature	–50°C to 125°C
Input Voltage	V _{SS} –0.3V to V _{DD} +0.3V	Operating Temperature	–40°C to 85°C
I _{OL} Total	150mA	I _{OH} Total	–100mA
Total Power Dissipation	500mW		

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



D.C. Characteristics

Symphol	Parameter		Test Conditions	Min.	T			
Symbol	Parameter	V _{DD}	Conditions	win.	Тур.	Max.	Unit	
		_	f _{SYS} =4MHz	2.2	_	5.5	V	
V _{DD}	Operating Voltage	_	f _{SYS} =8MHz	3.3	_	5.5	V	
	Operating Current	3V		_	0.6	1.5	mA	
I _{DD1}	(Crystal OSC)	5V	No load, f _{SYS} =4MHz	_	2	4	mA	
1	Operating Current	3V		_	0.8	1.5	mA	
I _{DD2}	(RC OSC)	5V	No load, f _{SYS} =4MHz	_	2.5	4	mA	
I _{DD3}	Operating Current (Crystal OSC, RC OSC)	5V	No load, f _{SYS} =8MHz	_	4	8	mA	
1	Standby Current	3V		—	_	5	μA	
I _{STB1}	(WDT Enabled)	5V	No load, system HALT	_		10	μA	
I	Standby Current	3V	No load, system HALT	_	_	1	μA	
I _{STB2}	(WDT Disabled)	5V	No load, system HALT		_	2	μA	
V _{IL1}	Input Low Voltage for I/O Ports, TMR0, TMR1 and INT			0	_	0.3V _{DD}	V	
V _{IH1}	Input High Voltage for I/O Ports, TMR0, TMR1 and INT			0.7V _{DD}	_	V _{DD}	V	
V _{IL2}	Input Low Voltage (RES)	_		0		0.4V _{DD}	V	
V _{IH2}	Input High Voltage (RES)	_		0.9V _{DD}		V _{DD}	V	
	I/O Port Sink Current	3V	V -0 1V	4	8		mA	
I _{OL}	1/O Port Sink Current	5V	V _{OL} =0.1V _{DD}	10	20	_	mA	
		3V	V _{OH} =0.9V _{DD}	-2	-4		mA	
I _{OH}	I/O Port Source Current	5V	VOH-0.9VDD	-5	-10		mA	
R _{PH}	Dull high Desistance	3V	—	20	60	100	kΩ	
глрн	Pull-high Resistance	5V		10	30	50	kΩ	
V _{LVR}	Low Voltage Reset Voltage	_	LVRenabled	2.7	3.0	3.3	V	



A.C. Characteristics

Cumple of	Demonster		Test Conditions		-			
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit	
		_	2.2V~5.5V	400	_	4000	kHz	
f _{SYS1}	System Clock (Crystal OSC)	_	3.3V~5.5V	400	_	8000	kHz	
£		_	2.2V~5.5V	400	_	4000	kHz	
f _{SYS2}	System Clock (RC OSC)	_	3.3V~5.5V	400	_	8000	kHz	
f Timer I/P Frequency		_	2.2V~5.5V	0	_	4000	kHz	
	(TMR0/TMR1)	_	3.3V~5.5V	0	_	8000	kHz	
	Matchelan Occillator David	3V		45	90	180	μs	
twptosc	Watchdog Oscillator Period	5V		32	65	130	μs	
t	Watchdog Time-out Period	3V	Without WDT proceeder	11	23	46	ms	
t _{WDT1}	(WDT OSC)	5V	Without WDT prescaler	8	17	33	ms	
t _{WDT2}	Watchdog Time-out Period (System Clock)	_	Without WDT prescaler	_	1024	_	t _{SYS} *	
t _{RES}	External Reset Low Pulse Width	_	_	1	_	_	μs	
t _{SST}	System Start-up Timer Period	_	Wake-up from HALT		1024		t _{SYS} *	
t _{INT}	Interrupt Pulse Width	_		1	_	_	μs	
t _{LVR}	Low Voltage Reset Time	_		0.25	1	2	ms	

Note: *t_{SYS}=1/f_{SYS1}, 1/f_{SYS2}



Functional Description

Execution Flow

The system clock for the microcontroller is derived from either a crystal or an RC oscillator. The system clock is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes an instruction cycle while decoding and execution takes the next instruction cycle. However, the pipelining scheme ensures that each instruction is effectively executed in a cycle. If an instruction changes the contents of the program counter, such as subroutine calls or jumps, in which case, two cycles are required to complete the instruction.

Program Counter – PC

The program counter (PC) controls the sequence in which the instructions stored in the program ROM are executed and its contents specify a full range of program memory.


After accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading PCL register, subroutine call or return from subroutine, initial reset, internal interrupt, external interrupt or return from interrupts, the PC manipulates the program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instructions. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise proceed with the next instruction.

The lower byte of the program counter (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination will be within the current program ROM page.

When a control transfer takes place, an additional dummy cycle is required.



Execution Flow

Mode		Program Counter											
Mode	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0	
Initial Reset	0	0	0	0	0	0	0	0	0	0	0	0	
External Interrupt	0	0	0	0	0	0	0	0	0	1	0	0	
Timer/Event Counter 0 Overflow	0	0	0	0	0	0	0	0	1	0	0	0	
Timer/Event Counter 1 Overflow	0	0	0	0	0	0	0	0	1	1	0	0	
Skip	Program Counter+2												
Loading PCL	*11	*10	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0	
Jump, Call Branch	#11	#10	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0	
Return from Subroutine	S11	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0	

Program Counter

Note: *11~*0: Program counter bits

#11~#0: Instruction code bits

S11~S0: Stack register bits @7~@0: PCL bits



Program Memory – ROM

The program memory is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into 4096×15 bits, addressed by the program counter and table pointer.

Certain locations in the program memory are reserved for special usage:

Location 000H


This area is reserved for program initialization. After a chip reset, the program always begins execution at location 000H.

Location 004H

This area is reserved for the external interrupt service program. If the $\overline{\text{INT}}$ input pin is activated, the interrupt is enabled and the stack is not full, the program begins execution at location 004H.

Location 008H

This area is reserved for the Timer/Event Counter 0 interrupt service program. If a timer interrupt results from a Timer/Event Counter 0 overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 008H.





Location 00CH

This location is reserved for the Timer/Event Counter 1 interrupt service program. If a timer interrupt results from a Timer/Event Counter 1 overflow, and the interrupt is enabled and the stack is not full, the program begins execution at location 00CH.

Table location

Any location in the ROM space can be used as look-up tables. The instructions "TABRDC [m]" (the current page, one page=256 words) and "TABRDL [m]" (the last page) transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H). Only the destination of the lower-order byte in the table is well-defined, the other bits of the table word are transferred to the lower portion of TBLH, and the remaining 1-bit words are read as "0". The Table Higher-order byte register (TBLH) is read only. The table pointer (TBLP) is a read/write register (07H), which indicates the table location. Before accessing the table, the location must be placed in the TBLP. The TBLH is read only and cannot be restored. If the main routine and the ISR (Interrupt Service Routine) both employ the table read instruction, the contents of the TBLH in the main routine are likely to be changed by the table read instruction used in the ISR. Errors can occur. In other words, using the table read instruction in the main routine and the ISR simultaneously should be avoided. However, if the table read instruction has to be applied in both the main routine and the ISR, the interrupt is supposed to be disabled prior to the table read instruction. It will not be enabled until the TBLH has been backed up. All table related instructions require two cycles to complete the operation. These areas may function as normal program memory depending upon the requirements.

Stack Register – STACK

This is a special part of the memory which is used to save the contents of the Program Counter only. The stack is organized into 4 levels and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writeable.

Table Location												
Instruction	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P11	P10	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0

Table Location

Note: *11~*0: Table location bits @7~@0: Table pointer bits P11~P8: Current program counter bits



At a subroutine call or interrupt acknowledge signal, the contents of the program counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction (RET or RETI), the program counter is restored to its previous value from the stack. After a chip reset, the Stack Pointer will point to the top of the stack.

If the stack is full and a non-masked interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the stack pointer is decremented (by RET or RETI), the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. In a similar case, if the stack is full and a "CALL" is subsequently executed, stack overflow occurs and the first entry will be lost (only the most recent 4 return addresses are stored).

Data Memory – RAM

The data memory has a capacity of 149×8 bits and is divided into two functional groups: special function registers and general purpose data memory (128×8). Most are read/write, but some are read only. The unused space before the 20H is reserved for future expanded usage and reading these locations will return the result "00H". The general purpose data memory, addressed from 20H to 9FH, is used for data and control information under instruction commands.

All of the data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by "SET [m].i" and "CLR [m].i". They are also indirectly accessible through memory pointer register (MP).


Indirect Addressing Register

Location 00H is an indirect addressing register that is not physically implemented. Any read/write operation to [00H] access the data memory pointed to by MP. Reading location 00H itself indirectly will return the result 00H. Writing indirectly results in no operation.

The memory pointer register (MP) is an 8-bit register used to access the RAM by combining corresponding indirect addressing register.

Accumulator

The accumulator is closely related to ALU operations. It is also mapped to location 05H of the data memory and can carry out immediate data operations. The data movement between two data memory locations must pass through the accumulator.



Arithmetic and Logic Unit - ALU

This circuit performs 8-bit arithmetic and logic operations. The ALU provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ)

The ALU not only saves the results of a data operation but also changes the status register.

Status Register – STATUS

This 8-bit register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). It also records the status information and controls the operation sequence.



Bit No.	Labels	Function
0	С	C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
1	AC	AC is set if an operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
2	Z	Z is set if the result of an arithmetic or logic operation is zero; otherwise Z is cleared.
3	OV	OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
4	PDF	PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
5	то	TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
6~7		Unused bit, read as "0"

Status (0AH) Register

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results from those intended. The TO flag can be affected only by a system power-up, a WDT time-out or executing the "CLR WDT" or "HALT" instruction. The PDF flag can be affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, on entering the interrupt sequence or executing the subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status are important and if the subroutine can corrupt the status register, precautions must be taken to save it properly.

Interrupt

The device provides an external interrupt and internal timer/event counter interrupts. The Interrupt Control Register (INTC;0BH) contains the interrupt control bits to enable or disable the interrupt request flags.

Once an interrupt subroutine is serviced, all the other interrupts will be blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may occur during this interval but only the interrupt request flag is recorded. If a certain interrupt requires servicing within the service routine, the EMI bit and the corresponding bit of the INTC may be set to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack must be prevented from becoming full. All these kinds of interrupts have a wake-up capability. As an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack, followed by a branch to a subroutine at a specified location in the program memory. Only the program counter is pushed onto the stack. If the contents of the register or status register (STATUS) are altered by the interrupt service program which corrupts the desired control sequence, the contents should be saved in advance.

External interrupts are triggered by a high to low transition of the $\overline{\text{INT}}$ and the related interrupt request flag (EIF; bit 4 of the INTC) will be set. When the interrupt is enabled, the stack is not full and the external interrupt is active, a subroutine call to location 04H will occur. The interrupt request flag (EIF) and EMI bits will be cleared to disable other interrupts.

The internal Timer/Event Counter 0 interrupt is initialized by setting the Timer/Event Counter 0 interrupt request flag (T0F; bit 5 of the INTC), caused by a timer 0 overflow. When the interrupt is enabled, the stack is not full and the T0F bit is set, a subroutine call to location 08H will occur. The related interrupt request flag (T0F) will be reset and the EMI bit cleared to disable further interrupts.

The internal timer/event counter 1 interrupt is initialized by setting the Timer/Event Counter 1 interrupt request flag (;bit 6 of the INTC), caused by a timer 1 overflow. When the interrupt is enabled, the stack is not full and the T1F is set, a subroutine call to location 0CH will occur. The related interrupt request flag (T1F) will be reset and the EMI bit cleared to disable further interrupts.

During the execution of an interrupt subroutine, other interrupt acknowledge signals are held until the "RETI" instruction is executed or the EMI bit and the related interrupt control bit are set to 1 (if the stack is not full). To return from the interrupt subroutine, "RET" or "RETI" may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET will not.



Bit No.	Label	Function				
0	EMI	Controls the master (global) interrupt (1=enable; 0=disable)				
1	EEI	Controls the external interrupt (1=enable; 0=disable)				
2	ET0I	Controls the Timer/Event Counter 0 interrupt (1=enable; 0= disable)				
3	ET1I	Controls the Timer/Event Counter 1 interrupt (1=enable; 0=disable)				
4	EIF	External interrupt request flag (1=active; 0=inactive)				
5	T0F	Internal Timer/Event Counter 0 request flag (1=active; 0=inactive)				
6	T1F	Internal Timer/Event Counter 1 request flag (1=active; 0=inactive)				
7		Unused bit, read as "0"				

INTC (0BH) Register


Interrupts, occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests the following table shows the priority that is applied. These can be masked by resetting the EMI bit.

Interrupt Source	Priority	Vector
External Interrupt	1	04H
Timer/Event Counter 0 Overflow	2	08H
Timer/Event Counter 1 Overflow	3	0CH

Once the interrupt request flags (T0F, T1F, EIF) are set, they will remain in the INTC register until the interrupts are serviced or cleared by a software instruction. It is recommended that a program does not use the "CALL subroutine" within the interrupt subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications. If only one stack is left and enabling the interrupt is not well controlled, the original control sequence will be damaged once the "CALL" operates in the interrupt subroutine.

Oscillator Configuration

There are 2 oscillator circuits in the microcontroller.



System Oscillator

All of them are designed for system clocks, namely the external RC oscillator and the external Crystal oscillator, which are determined by configuration options. No matter what oscillator type is selected, the signal provides the system clock. The HALT mode stops the system oscillator and ignores an external signal to conserve power.

If an RC oscillator is used, an external resistor between OSC1 and VDD is required and the resistance must

range from $24k\Omega$ to $1M\Omega$. The system clock, divided by 4, is available on OSC2, which can be used to synchronize external logic. The RC oscillator provides the most cost effective solution. However, the frequency of oscillation may vary with VDD, temperatures and the chip itself due to process variations. It is, therefore, not suitable for timing sensitive operations where an accurate oscillator frequency is desired.

If the Crystal oscillator is used, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift required for the oscillator. No other external components are required. In stead of a crystal, a resonator can also be connected between OSC1 and OSC2 to get a frequency reference, but two external capacitors in OSC1 and OSC2 are required.


The WDT oscillator is a free running on-chip RC oscillator, and no external components are required. Even if the system enters the power down mode, the system clock is stopped, but the WDT oscillator still works within a period of 65μ s at 5V. The WDT oscillator can be disabled by configuration options to conserve power.

Watchdog Timer – WDT

The WDT clock source is implemented by a dedicated RC oscillator (WDT oscillator) or instruction clock (system clock divided by 4), determines the configuration options. This timer is designed to prevent a software malfunction or sequence from jumping to an unknown location with unpredictable results. The Watchdog Timer can be disabled by configuration options. If the Watchdog Timer is disabled, all the executions related to the WDT result in no operation.

Once the internal WDT oscillator (RC oscillator with a period of 65μ s at 5V normally) is selected, it is first divided by 256 (8-stage) to get the nominal time-out period of 17ms at 5V. This time-out period may vary with temperatures, VDD and process variations. By invoking the WDT prescaler, longer time-out periods can be realized. Writing data to WS2, WS1, WS0 (bit 2,1,0 of the WDTS) can give different time-out periods. If WS2, WS1, and WS0 are all equal to 1, the division ratio is up to 1:128, and the maximum time-out period is 2.1s at 5V







seconds. If the WDT oscillator is disabled, the WDT clock may still come from the instruction clock and operates in the same manner except that in the HALT state the WDT may stop counting and lose its protecting purpose. In this situation the logic can only be restarted by external logic. The high nibble and bit 3 of the WDTS are reserved for user's defined flags, which can be used to indicate some specified status.

HOLTEK

If the device operates in a noisy environment, using the on-chip RC oscillator (WDT OSC) is strongly recommended, since the HALT will stop the system clock.

WS2	WS1	WS0	Division Ratio
0	0	0	1:1
0	0	1	1:2
0	1	0	1:4
0	1	1	1:8
1	0	0	1:16
1	0	1	1:32
1	1	0	1:64
1	1	1	1:128

WDTS (09H) Register

The WDT overflow under normal operation will initialize a "chip reset" and set the status bit "TO". But in the HALT mode, the overflow will initialize a "warm reset" and only the program counter and stack pointer are reset to zero. To clear the WDT contents (including the WDT prescaler), three methods are adopted; external reset (a low level to RES), software instruction and a "HALT" instruction. The software instruction include "CLR WDT" and the other set - "CLR WDT1" and "CLR WDT2". Of these two types of instruction, only one can be active depending on the configuration option – $^{\prime\prime}\text{CLR}$ WDT times selection configuration option". If the "CLR WDT" is selected (i.e. CLRWDT times is equal to one), any execution of the "CLR WDT" instruction will clear the WDT. In the case that "CLR WDT1" and "CLR WDT2" are chosen (i.e. CLRWDT times is equal to two), these two instructions must be executed to clear the WDT; otherwise, the WDT may reset the chip as a result of time-out.

Power Down Operation – HALT

The HALT mode is initialized by the "HALT" instruction and results in the following...

- The system oscillator will be turned off but the WDT oscillator remains running (if the WDT oscillator is selected).
- The contents of the on-chip RAM and registers remain unchanged.
- WDT and WDT prescaler will be cleared and recounted again (if the WDT clock is from the WDT oscillator).
- All of the I/O ports maintain their original status.
- The PDF flag is set and the TO flag is cleared.

The system can leave the HALT mode by means of an external reset, an interrupt, an external falling edge signal on port A or a WDT overflow. An external reset causes a device initialization and the WDT overflow performs a "warm reset". After the TO and PDF flags are examined, the reason for chip reset can be determined. The PDF flag is cleared by a system power-up or executing the "CLR WDT" instruction and is set when executing the "HALT" instruction. The TO flag is set if the WDT time-out occurs, and causes a wake-up that only resets the program counter and stack pointer; the others remain in their original status.

The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake up the device by configuration options. Awakening from an I/O port stimulus, the program will resume execution of the next instruction. If it awakens from an interrupt, two sequence may occur. If the related interrupt is disabled or the interrupt is enabled but the stack is full, the program will resume execution at the next instruction. If the interrupt is enabled and the stack is not full, the regular interrupt response takes place. If an interrupt request flag is set to "1" before entering the HALT mode, the wake-up function of the related interrupt will be disabled. Once a wake-up event occurs, it takes 1024 t_{SYS} (system clock period) to resume normal operation. In other words, a dummy period will be inserted after a wake-up. If the wake-up results from an interrupt acknowledge signal, the actual interrupt subroutine execution will be delayed by one or more cycles. If the wake-up results in the next instruction execution, this will be executed immediately after the dummy period is finished.

To minimize power consumption, all the I/O pins should be carefully managed before entering the HALT status.



Reset

There are three ways in which a reset can occur:

- RES reset during normal operation
- RES reset during HALT
- WDT time-out reset during normal operation

The WDT time-out during HALT is different from other chip reset conditions, since it can perform a "warm reset" that resets only the Program Counter and SP, leaving the other circuits in their original state. Some registers remain unchanged during other reset conditions. Most registers are reset to the "initial condition" when the reset conditions are met. By examining the PDF and TO flags, the program can distinguish between different "chip resets".

то	PDF	RESET Conditions
0	0	RES reset during power-up
u	u	RES reset during normal operation
0	1	RES wake-up from HALT mode
1	u	WDT time-out during normal operation
1	1	WDT wake-up from HALT mode

Note: "u" stands for "unchanged"

To guarantee that the system oscillator is started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 1024 system clock pulses when the system reset (power-up, WDT time-out or $\overline{\text{RES}}$ reset) or the system awakes from the HALT state.


When a system reset occurs, the SST delay is added during the reset period. Any wake-up from HALT will enable the SST delay.

An extra configuration option load time delay is added during system reset (power-up, WDT time-out at normal mode or RES reset).

HT48R0AA-1


The functional unit chip reset status are shown below.

Program Counter	000H
Interrupt	Disable
Prescaler	Clear
WDT	Clear. After master reset, WDT begins counting
Timer/Event Counter	Off
Input/Output Ports	Input mode
Stack Pointer	Points to the top of the stack




Reset Circuit

Note: Most applications can use the Basic Reset Circuit as shown, however for applications with extensive noise, it is recommended to use the Hi-noise Reset Circuit.







Reset Configuration



Register	Reset (Power On)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	RES Reset (HALT)	WDT Time-out (HALT)*
MP	XXXX XXXX	սսսս սսսս	นนนน นนนน	սսսս սսսս	սսսս սսսս
ACC	xxxx xxxx	սսսս սսսս	นนนน นนนน	սսսս սսսս	սսսս սսսս
Program Counter	000H	000H	000H	000H	000H
TBLP	xxxx xxxx	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
TBLH	-xxx xxxx	-uuu uuuu	-uuu uuuu	-uuu uuuu	-uuu uuuu
WDTS	0000 0111	0000 0111	0000 0111	0000 0111	นนนน นนนน
STATUS	00 xxxx	1u uuuu	uu uuuu	01 uuuu	11 uuuu
INTC	-000 0000	-000 0000	-000 0000	-000 0000	-uuu uuuu
TMR0	xxxx xxxx	XXXX XXXX	XXXX XXXX	XXXX XXXX	սսսս սսսս
TMR0C	00-0 1000	00-0 1000	00-0 1000	00-0 1000	นน-น นนนน
TMR1	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	սսսս սսսս
TMR1C	00-0 1	00-0 1	00-0 1	00-0 1	uu-u u
PA	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
PAC	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
РВ	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
PBC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PC	11 1111	11 1111	11 1111	11 1111	uu uuuu
PCC	11 1111	11 1111	11 1111	11 1111	uu uuuu
PD	1	1	1	1	u
PDC	1	1	1	1	u

The states of the registers is summarized in the table.

Note: "*" stands for "warm reset"

"u" stands for "unchanged"

"x" stands for "unknown"

Timer/Event Counter

Two timer/event counters (TMR0, TMR1) are implemented in the microcontroller. The Timer/Event Counter 0 contains an 8-bit programmable count-up counter and the clock may come from an external source or from the system clock. The Timer/Event Counter 1 also contains an 8-bit programmable count-up counter and the clock may come from an external source or from the system clock divided by 4.

Using an external clock input allows the user to count external events, measure time internals or pulse widths, or generate an accurate time base. While using the internal clock allows the user to generate an accurate time base.

The Timer/Event Counter 0 can generate PFD signal by using external or internal clock and the PFD frequency is determine by the equation $f_{INT}/[2\times(256-N)]$.

There are 2 registers related to the Timer/Event Counter 0/1; TMR0/TMR1 ([0DH]/[10H]), TMR0C/TMR1C ([0EH]/[11H]). Two physical registers are mapped to

TMR0/TMR1 location; writing to TMR0/TMR1 makes the starting value be placed in the Timer/Event Counter 0/1 preload register and reading TMR0/TMR1 retrieves the contents of the Timer/Event Counter 0/1. The TMR0C/TMR1C is a timer/event counter control register, which defines some configuration options.

The TMR0C is the Timer/Event Counter 0 control register, which defines the operating mode, counting enable or disable and active edge.

The T0M0, T0M1, T1M0, T1M1 bits define the operating mode. The event count mode is used to count external events, which means the clock source comes from an external (TMR0/TMR1) pin. The timer mode functions as a normal timer with the clock source coming from the $f_{\rm INT}$ clock/instruction clock (Timer0/Timer1). The pulse width measurement mode can be used to count the high or low level duration of the external signal (TMR0/TMR1). The counting is based on the $f_{\rm INT}$ clock/instruction clock (Timer0/Timer1).



In the event count or timer mode, once the Timer/Event Counter 0/1 starts counting, it will count from the current contents in the Timer/Event Counter 0/1 to FFH. Once overflow occurs, the counter is reloaded from the Timer/Event Counter 0/1 preload register and generates the interrupt request flag (T0F/T1F; bit 5/6 of the INTC) at the same time.

the same time. or In the pulse width measurement mode with the T0ON/T1ON and T0E/T1E bits equal to one, once the

TMR0/TMR1 has received a transient from low to high (or high to low if the T0E/T1E bits is "0") it will start counting until the TMR0/TMR1 returns to the original level and resets the T0ON/T1ON. The measured result will remain in the Timer/Event Counter 0/1 even if the activated transient occurs again. In other words, only one cycle measurement can be done. Until setting the T0ON/T1ON, the cycle measurement will function again as long as it receives further transient pulse. Note that, in this operating mode, the Timer/Event Counter 0/1

Bit No.	Label	Function
0~2	T0PSC0~ T0PSC2	$ \begin{array}{l} \mbox{Defines the prescaler stages, T0PSC2, T0PSC1, T0PSC0=} \\ 000: \ f_{INT} = f_{SYS}/2 \\ 001: \ f_{INT} = f_{SYS}/4 \\ 010: \ f_{INT} = f_{SYS}/8 \\ 011: \ f_{INT} = f_{SYS}/16 \\ 100: \ f_{INT} = f_{SYS}/32 \\ 101: \ f_{INT} = f_{SYS}/64 \\ 110: \ f_{INT} = f_{SYS}/128 \\ 111: \ f_{INT} = f_{SYS}/256 \end{array} $
3	TOE	Defines the TMR0 active edge of the timer/event counter: In Event Counter Mode (T0M1,T0M0)=(0,1): 1:count on falling edge; 0:count on rising edge In Pulse Width measurement mode (T0M1,T0M0)=(1,1): 1: start counting on the rising edge, stop on the falling edge; 0: start counting on the falling edge, stop on the rising edge
4	T0ON	Enable or disable timer 0 counting (0=disable; 1=enable)
5	_	Unused bit, read as "0"
6 7	Т0М0 Т0М1	Defines the operating mode (T0M1, T0M0) 01=Event count mode (external clock) 10=Timer mode (internal clock) 11=Pulse width measurement mode 00=Unused

TMR0C (0EH) Register

Bit No.	Label	Function
0~2	_	Unused bit, read as "0"
3	T1E	Defines the TMR1 active edge of the timer/event counter: In Event Counter Mode (T1M1,T1M0)=(0,1): 1:count on falling edge; 0:count on rising edge In Pulse Width measurement mode (T1M1,T1M0)=(1,1): 1: start counting on the rising edge, stop on the falling edge; 0: start counting on the falling edge, stop on the rising edge
4	T1ON	Enable or disable timer 1 counting (0=disabled; 1=enabled)
5		Unused bit, read as"0"
6 7	T1M0 T1M1	Defines the operating mode (T1M1, T1M0) 01=Event count mode (external clock) 10=Timer mode (internal clock) 11=Pulse width measurement mode 00=Unused

TMR1C (11H) Register



starts counting not according to the logic level but according to the transient edges. In the case of counter overflows, the counter 0/1 is reloaded from the Timer/Event Counter 0/1 preload register and issues the interrupt request just like the other two modes. To enable the counting operation, the timer ON bit (T0ON/T1ON; bit 4 of TMR0C/TMR1C) should be set to 1. In the pulse width measurement mode, the T0ON/T1ON will be cleared automatically after the measurement cycle is completed. But in the other two modes the T0ON/T1ON can only be reset by instructions. The overflow of the Timer/Event Counter 0/1 is one of the wake-up sources. No matter what the operation mode is, writing a 0 to ET0I/ET1I can disable the corresponding interrupt services.

In the case of Timer/Event Counter 0/1 OFF condition, writing data to the Timer/Event Counter 0/1 preload register will also reload that data to the Timer/Event Counter 0/1. But if the Timer/Event Counter 0/1 is turned on, data written to it will only be kept in the Timer/Event Counter 0/1 preload register. The Timer/Event Counter 0/1 will still operate until overflow occurs (a Timer/Event Counter 0/1 reloading will occur at the same time). When the Timer/Event Counter 0/1 (reading TMR0/TMR1) is read, the clock will be blocked to avoid errors. As clock blocking may result in a counting error, this must be taken into consideration by the programmer.

The bit0~bit2 of the TMR0C can be used to define the pre-scaling stages of the internal clock sources of the Timer/Event Counter 0. The definitions are as shown. The overflow signal of the Timer/Event Counter 0 can be used to generate PFD signals for buzzer driving.


Input/Output Ports

There are 23 bidirectional input/output lines in the microcontroller, labeled from PA to PD, which are mapped to the data memory of [12H], [14H], [16H] and [18H] respectively. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction "MOV A,[m]" (m=12H, 14H, 16H or 18H). For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC, PBC, PCC, PDC) to control the input/output configuration. With this control register, CMOS output or Schmitt trigger input with or without pull-high resistor structures can be reconfigured dynamically under software control. To function as an input, the corresponding latch of the control register must write a "1". The input source also depends on the control register. If the control register bit is "1", the input will read the pad state. If the control register bit is "0", the contents of the latches will move to the internal bus. The latter is possible in the "read-modify-write" instruction.

For output function, CMOS is the only configuration. These control registers are mapped to locations 13H, 15H, 17H and 19H.

After a chip reset, these input/output lines remain at high levels or floating state (depending on the pull-high configuration options). Each bit of these input/output latches can be set or cleared by "SET [m].i" and "CLR [m].i" (m=12H, 14H, 16H or 18H) instructions.



Timer/Event Counter 1



Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CLR [m].i", "CPL [m]", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.

Each line of port A has a capability of waking-up the device. The highest 2 bits of port C and the highest 7-bit of port D are not physically implemented; on reading them a "0" is returned whereas writing then results in no-operation.

There is a pull-high configuration option available for all I/O lines (bit configuration option). Once the pull-high configuration option of an I/O line is selected, the I/O line have pull-high resistor. Otherwise, the pull-high resistor is absent. It should be noted that a non-pull-high I/O line operating in input mode will cause a floating state.

The PB0 and PB1 are pin-shared with BZ and $\overline{\text{BZ}}$ signal, respectively. If the BZ/ $\overline{\text{BZ}}$ configuration option is selected, the output signal in output mode of PB0/PB1 will be the PFD signal generated by the Timer/Event Counter 0 overflow signal. The input mode always remain in its original functions. Once the BZ/ $\overline{\text{BZ}}$ configuration option is selected, the buzzer output signals are controlled by the PB0 data register only.

The I/O functions of PB0/PB1 are shown be	below.
---	--------


PB0 I/O	I	I	I	I	0	0	0	0	0	0
PB1 I/O	Ι	0	0	0	Ι	Ι	Ι	0	0	0
PB0/PB1 Mode	х	С	В	В	С	В	В	С	В	В
PB0 Data	х	х	0	1	D	0	1	D_0	0	1
PB1 Data	х	D	х	х	х	х	х	D_1	х	х
PB0 Pad Status	Ι	Ι	Ι	I	D	0	В	D_0	0	В
PB1 Pad Status	I	D	0	В	I	I	I	D_1	0	в

Note: "I" input, "O" output, "D, D₀, D₁" data, "B" buzzer configuration option, BZ or BZ, "x" don't care

"C" CMOS output

The external input pins TMR0 and TMR1 are pin-shared with pin PC0 and PC5 respectively, and the external interrupt pin \overline{INT} is pin-shared with the I/O pin PD0.

It is recommended that unused or not bonded out I/O lines should be set as output pins by software instruction to avoid consuming power under input floating state.






Low Voltage Reset – LVR

The microcontroller contains a low voltage reset circuit in order to monitor the supply voltage of the device. If the supply voltage of the device drops to within a range of $0.9V \sim V_{LVR}$, such as when changing a battery, the LVR will automatically reset the device internally.


The LVR includes the following specifications:

- The low voltage (0.9V~V_{LVR}) has to remain in its original state for longer than 1ms. If the low voltage state does not exceed 1ms, the LVR will ignore it and will not perform a reset function.
- The LVR uses an "OR" function with the external RES signal to perform a chip reset.

The relationship between V_{DD} and V_{LVR} is shown below.



Note: V_{OPR} is the voltage range for proper chip operation at 4MHz system clock.



- Note: *1: To make sure that the system oscillator has stabilized, the SST provides an extra delay of 1024 system clock pulses before starting the normal operation.
 - *2: Since low voltage state has to be maintained its original state for longer than 1ms, therefore after 1ms delay, the device enters the reset mode.


Configuration Options

The following table shows all kinds of configuration options in the microcontroller. All of the configuration options must be defined to ensure proper system functioning.

Items	Configuration Options
1	WDT clock source: WDT oscillator or f _{SYS} /4
2	WDT function: enable or disable
3	CLRWDT instructions: 1 or 2 instructions
4	PA bit wake-up enable or disable
5	PA, PB, PC, PD pull-high enable or disable (By port)
6	BZ/BZ enable or disable
7	LVR enable or disable
8	System oscillator: RC or crystal



Application Circuits



Note: 1. Crystal/resonator system oscillators

For crystal oscillators, C1 and C2 are only required for some crystal frequencies to ensure oscillation. For resonator applications C1 and C2 are normally required for oscillation to occur. For most applications it is not necessary to add R1. However if the LVR function is disabled, and if it is required to stop the oscillator when V_{DD} falls below its operating range, it is recommended that R1 is added. The values of C1 and C2 should be selected in consultation with the crystal/resonator manufacturer specifications.

2. Reset circuit

The reset circuit resistance and capacitance values should be chosen to ensure that VDD is stable and remains within its operating voltage range before the $\overline{\text{RES}}$ pin reaches a high level. Ensure that the length of the wiring connected to the $\overline{\text{RES}}$ pin is kept as short as possible, to avoid noise interference.

3. For applications where noise may interfere with the reset circuit and for details on the oscillator external components, refer to Application Note HA0075E for more information.



Instruction Set Summary

Mnemonic	Description	Instruction Cycle	Flag Affected
Arithmetic			
ADD A,[m] ADDM A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A,x SUB A,[m] SUBM A,[m] SBC A,[m] SBCM A,[m] DAA [m]	Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry Add ACC to data memory with carry Subtract immediate data from ACC Subtract data memory from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry Subtract data memory from ACC with carry and result in data memory Decimal adjust ACC for addition with result in data memory	$ \begin{array}{c} 1\\ 1^{(1)}\\ 1\\ 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1\\ 1^{(1)}\\ 1^{(1)}\\ 1^{(1)} \end{array} $	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV C
Logic Operation	on		
AND A,[m] OR A,[m] XOR A,[m] ANDM A,[m] ORM A,[m] XORM A,[m] AND A,x OR A,x XOR A,x CPL [m] CPLA [m]	AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC AND ACC to data memory OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Exclusive-OR immediate data to ACC Complement data memory Complement data memory with result in ACC	1 1 1 ⁽¹⁾ 1 ⁽¹⁾ 1 1 1 1 1 1 1	Z Z Z Z Z Z Z Z Z Z Z Z
Increment & D			
INCA [m] INC [m] DECA [m] DEC [m]	Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory	1 1 ⁽¹⁾ 1 1 ⁽¹⁾	Z Z Z Z
Rotate			
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RLCA [m] RLCC [m]	Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry	$\begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \end{array}$	None C C None None C C
Data Move			
MOV A,[m] MOV [m],A MOV A,x	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	1 1 ⁽¹⁾ 1	None None None
Bit Operation			
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	1 ⁽¹⁾ 1 ⁽¹⁾	None None



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 ⁽²⁾	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 ⁽²⁾	None
SZ [m].i	Skip if bit i of data memory is zero	1 ⁽²⁾	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 ⁽²⁾	None
SIZ [m]	Skip if increment data memory is zero	1 ⁽³⁾	None
SDZ [m]	Skip if decrement data memory is zero	1 ⁽³⁾	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 ⁽²⁾	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 ⁽²⁾	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	2 ⁽¹⁾	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 ⁽¹⁾	None
Miscellaneous	5	·	
NOP	No operation	1	None
CLR [m]	Clear data memory	1 ⁽¹⁾	None
SET [m]	Set data memory	1 ⁽¹⁾	None
CLR WDT	Clear Watchdog Timer	1	TO,PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ , PDF ⁽⁴⁾
CLR WDT2	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ , PDF ⁽⁴⁾
SWAP [m]	Swap nibbles of data memory	1 ⁽¹⁾	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PDF

Note: x: Immediate data

m: Data memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

- √: Flag is affected
- -: Flag is not affected
- ⁽¹⁾: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).
- ⁽²⁾: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.
- (3): ⁽¹⁾ and ⁽²⁾
- ⁽⁴⁾: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the "CLR WDT1" or "CLR WDT2" instruction, the TO and PDF are cleared. Otherwise the TO and PDF flags remain unchanged.



Instruction Definition

ADC A,[m]	Add data	memory a	nd carry to	the accur	nulator		
Description		ents of the usly, leavir					d the carry flag are added si-
Operation	$ACC \leftarrow A$	CC+[m]+C	2				
Affected flag(s)							_
	то	PDF	OV	Z	AC	С	
			\checkmark	\checkmark	\checkmark	\checkmark]
ADCM A,[m]	Add the a	iccumulato	or and carr	y to data n	nemory		
Description		ents of the usly, leavir	•		•		d the carry flag are added si- ry.
Operation	$[m] \leftarrow AC$;C+[m]+C					
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
			\checkmark	\checkmark	\checkmark		
ADD A,[m]	Add data	memory to	o the accu	mulator			
Description		ents of the the accum		data memo	ory and the	e accumu	lator are added. The result is
Operation	ACC ← A						
Affected flag(s)							
3(1)	то	PDF	OV	Z	AC	С]
							_
ADD A,x	Add imme	ediate data	to the ac	rumulator			
Description	The conte accumula		accumulat		specified o	data are a	dded, leaving the result in the
Description Operation		itor.	accumulat		specified o	data are a	dded, leaving the result in the
	accumula	itor.	accumulat		specified o	data are a	dded, leaving the result in the
Operation	accumula	itor.	accumulat		specified o	data are a	dded, leaving the result in the
Operation	accumula ACC ← A	NCC+x		or and the			dded, leaving the result in the
Operation Affected flag(s)	accumula ACC ← A TO —	ACC+x PDF	OV √	or and the Z √	AC √	С	dded, leaving the result in the
Operation	accumula ACC ← A TO — Add the a The conte	NCC+x PDF	OV √ or to the da	or and the Z √ ta memory	AC √ y	C √	dded, leaving the result in the
Operation Affected flag(s) ADDM A,[m]	accumula ACC ← A TO — Add the a The conte	PDF 	OV √ or to the da	or and the Z √ ta memory	AC √ y	C √	
Operation Affected flag(s) ADDM A,[m] Description	accumula ACC ← A TO — Add the a The conte	PDF 	OV √ or to the da	or and the Z √ ta memory	AC √ y	C √	
Operation Affected flag(s) ADDM A,[m] Description Operation	accumula ACC ← A TO — Add the a The conte	PDF 	OV √ or to the da	or and the Z √ ta memory	AC √ y	C √	



AND A,[m]	Logical AND ac	cumulator with	n data men	nory		
Description	Data in the accueration. The res		·		nory perfo	rm a bitwise logical_AND op
Operation	ACC \leftarrow ACC "					
Affected flag(s)						
	TO PE	F OV	Z	AC	С	
			\checkmark			
			,]
AND A,x	Logical AND im	mediate data t	to the accu	imulator		
Description	Data in the acc The result is sto		•	ed data pe	rform a bit	wise logical_AND operation.
Operation	ACC \leftarrow ACC "A	ND" x				
Affected flag(s)						
	TO PE	F OV	Z	AC	С	
			\checkmark			
]
ANDM A,[m]	Logical AND da	ta memory wit	h the accu	mulator		
Description	•		•		lator perfo	rm a bitwise logical_AND op-
Quanting	eration. The res		the data n	nemory.		
Operation	[m] ← ACC ″AN	ID" [m]				
Affected flag(s)			_		-]
	TO PE	F OV	Z	AC	С	
			\checkmark		—	
CALL addr	Subroutine call					
Description		unconditional	v calls a s	ubroutine	located at	t the indicated address. The
2000.19.00.1						e next instruction, and pushes
				ss is then	loaded. P	Program execution continues
Onenetien	with the instruc		ress.			
Operation	Stack ← Progra Program Count					
Affected flag(s)	r rogram ooum					
	TO PE	F OV	Z	AC	С]
			2	AU	U	
CLR [m]	Clear data men	nory				
Description	The contents of	the specified	data memo	ory are cle	ared to 0.	
Operation	[m] ← 00H					
Affected flag(s)						
0()	TO PE	F OV	Z	AC	С	
				_		-
]



CLR [m].i	Clear bit c	of data me	emory			
Description	The bit i o	f the spec	ified data	memory is	cleared to	0.
Operation	[m].i ← 0					
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
			_			
CLR WDT	Clear Wat	chdog Tir	ner			
Description	The WDT cleared.	is cleared	(clears the	e WDT). Tł	ne power d	lown bit (I
Operation	WDT \leftarrow 0 PDF and ⁻					
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	0	0	_			
CLR WDT1	Preclear V	Vatchdog	Timer			
Description	of this inst	ruction wi	WDT2, cle thout the o has been	ther precle	ar instruct	ion just se
Operation	WDT $\leftarrow 0$ PDF and $$					
Affected flag(s)						
			a 1 <i>i</i>	-		
	ТО	PDF	OV	Z	AC	С
	0*	0*			AC	C
CLR WDT2		0*			AC	C
CLR WDT2 Description	0* Preclear V	0* Vatchdog with CLR v truction w	Timer WDT1, cle	ars the WI	— DT. PDF ar lear instru	
	0* Preclear V Together v of this inst	0* Vatchdog with CLR ' truction w nstructior 0H*	Timer WDT1, cle	ars the WI	— DT. PDF ar lear instru	
Description	0* Preclear V Together v of this insi plies this i WDT ← 0	0* Vatchdog with CLR ' truction w nstructior 0H*	Timer WDT1, cle	ars the WI	— DT. PDF ar lear instru	
Description Operation	0* Preclear V Together v of this insi plies this i WDT ← 0	0* Vatchdog with CLR ' truction w nstructior 0H*	Timer WDT1, cle	ars the WI	— DT. PDF ar lear instru	
Description Operation	0^* Preclear V Together V of this inst plies this i WDT ← 0 PDF and	0^* Watchdog with CLR truction w nstruction 0H [*] TO $\leftarrow 0^*$	Timer WDT1, cle ithout the has been	ars the WI other prec executed	DT. PDF an lear instru and the To	nd TO are ction, set O and PE
Description Operation	0* Preclear V Together v of this inst plies this i WDT ← 0 PDF and T	0^* Vatchdog with CLR 1^* truction w nstruction 0H* TO $\leftarrow 0^*$ <u>PDF</u> 0*	Timer WDT1, cle ithout the has been OV	ars the WI other prec executed	DT. PDF an lear instru and the To	nd TO are ction, set O and PE
Description Operation Affected flag(s)	0^* Preclear W Together W of this insi plies this i WDT ← 0 PDF and $\overline{0}^*$	0^* Vatchdog with CLR ¹ truction w nstruction 0H [*] TO \leftarrow 0 [*] PDF 0 [*] ent data r of the spece	Timer WDT1, cle ithout the i has been OV OV nemory cified data	ars the WI other prec executed Z 	DT. PDF an lear instru and the Tr AC 	nd TO are ction, set O and PE C C complem
Description Operation Affected flag(s)	0* Preclear V Together v of this insi plies this i WDT ← 0 PDF and 0 TO 0* Complement Each bit of	0^* Vatchdog with CLR 1^* truction w nstruction 0H* TO $\leftarrow 0^*$ PDF 0^* ent data r of the spe- viously co	Timer WDT1, cle ithout the i has been OV OV nemory cified data	ars the WI other prec executed Z 	DT. PDF an lear instru and the Tr AC 	nd TO are ction, set O and PE C C complem
Description Operation Affected flag(s) CPL [m] Description	0^* Preclear V Together v of this insi plies this i WDT ← 0 PDF and $^{-1}$ TO 0^* Complement Each bit of which prev	0^* Vatchdog with CLR 1^* truction w nstruction 0H* TO $\leftarrow 0^*$ PDF 0^* ent data r of the spe- viously co	Timer WDT1, cle ithout the i has been OV OV nemory cified data	ars the WI other prec executed Z 	DT. PDF an lear instru and the Tr AC 	nd TO are ction, set O and PE C C complem
Description Operation Affected flag(s) CPL [m] Description Operation	0^* Preclear V Together v of this insi plies this i WDT ← 0 PDF and $^{-1}$ TO 0^* Complement Each bit of which prev	0^* Vatchdog with CLR 1^* truction w nstruction 0H* TO $\leftarrow 0^*$ PDF 0^* ent data r of the spe- viously co	Timer WDT1, cle ithout the i has been OV OV nemory cified data	ars the WI other prec executed Z 	DT. PDF an lear instru and the Tr AC 	nd TO are ction, set O and PE C C complem



CPLA [m]	Complement data memory and place result in the accumulator	
Description	Each bit of the specified data memory is logically complemented (1's complement which previously contained a 1 are changed to 0 and vice-versa. The complemente is stored in the accumulator and the contents of the data memory remain unchang	dre
Operation	$ACC \leftarrow [m]$	
Affected flag(s)		
	TO PDF OV Z AC C	
	<u></u>	
DAA [m]	Decimal-Adjust accumulator for addition	
Description	The accumulator value is adjusted to the BCD (Binary Coded Decimal) code. The are lator is divided into two nibbles. Each nibble is adjusted to the BCD code and an i carry (AC1) will be done if the low nibble of the accumulator is greater than 9. The B justment is done by adding 6 to the original value if the original value is greater than carry (AC or C) is set; otherwise the original value remains unchanged. The result is in the data memory and only the carry flag (C) may be affected.	inter 3CD n 9 c
Operation	If ACC.3~ACC.0 >9 or AC=1 then [m].3~[m].0 \leftarrow (ACC.3~ACC.0)+6, AC1= \overrightarrow{AC} else [m].3~[m].0 \leftarrow (ACC.3~ACC.0), AC1=0 and If ACC.7~ACC.4+AC1 >9 or C=1 then [m].7~[m].4 \leftarrow ACC.7~ACC.4+6+AC1,C=1 else [m].7~[m].4 \leftarrow ACC.7~ACC.4+AC1,C=C	
Affected flag(s)		
	TO PDF OV Z AC C	
DEC [m]	Decrement data memory	
Description	Data in the specified data memory is decremented by 1.	
Operation	[m] ← [m]−1	
Affected flag(s)		
	TO PDF OV Z AC C	
	TO PDF OV Z AC C	
DECA [m]		
DECA [m] Description	/	cumi
	Decrement data memory and place result in the accumulator Data in the specified data memory is decremented by 1, leaving the result in the acc	cumu
Description		cumi
Description		cumı



HALT	Enter nov	ver down n	node				
Description				execution	and turns	s off the s	ystem clock. The contents of
Decemption	the RAM		ers are reta	ined. The	WDT and	prescaler	are cleared. The power down
Operation	Program	Counter ←	Program	Counter+	1		
	$PDF \leftarrow 1$						
	$TO \leftarrow 0$						
Affected flag(s)]
	ТО	PDF	OV	Z	AC	С	-
	0	1	_	—	_	_	
INC [m]	Incremen	t data men	nory				
Description	Data in th	e specified	d data mer	nory is inc	remented	by 1	
Operation	[m] ← [m]]+1					
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
		_		\checkmark			
INCA [m]		t data men					
Description		e specified ontents of		•		•	ng the result in the accumula-
Operation	ACC ← [r			lennery rei		ungeu.	
Affected flag(s)	100 ([]					
,	то	PDF	OV	Z	AC	С]
				√			-
				v			
JMP addr	Directly ju	ımp					
Description		ram counte passed to	•		he directly	-specified	address unconditionally, and
Operation				lation.			
Affected flag(s)	Program	Counter ←	addi				
Allected llag(s)	то	PDF	OV	Z	AC	С]
	10	FDF	00	2	AC		-
		_					
MOV A,[m]	Move dat	a memory	to the acc	umulator			
Description	The conte	ents of the	specified (data memo	ory are co	pied to the	e accumulator.
Operation	ACC ← [I	n]					
Affected flag(s)	-						
	ТО	PDF	OV	Z	AC	С	
	_						
	L	1	I			1	L



MOV A,x	Move imr	nediate da	ta to the a	ccumulato	r	
Description			ified by the			the accu
Operation	ACC ← x					
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	_	_	_			
MOV [m],A			tor to data			
Description	The conte memories		accumulat	or are cop	ied to the s	specified
Operation	[m] ←AC	,				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	_					
		1			1	
NOP	No opera					
Description		-	formed. Ex			ith the ne
Operation	Program	Counter ←	- Program	Counter+	1	
Affected flag(s)		005	01/	-		
	то	PDF	OV	Z	AC	С
			_			
OR A,[m]	Logical O	R accumu	lator with o	data memo	ory	
Description	-		lator and t		•	emory (or
	form a bit	wise logic	al_OR ope	ration. The	e result is	stored in
Operation	$ACC \leftarrow A$	CC "OR"	[m]			
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
			_	\checkmark	_	_
OR A,x	Logical O	R immedia	ate data to	the accur	nulator	
Description	-		lator and t			erform a l
-			in the accu			
Operation	$ACC \leftarrow A$	CC "OR"	x			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
			_	\checkmark	_	
ORM A,[m]	Logical O	R data me	mory with	the accur	nulator	
Description	-		emory (on			ories) and
Description			operation.			
Operation	[m] ←AC	C "OR" [m]			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	_		_	\checkmark		
	L	1	1	1	1	1



RET	Return fro	m subrout	ine				
Description	The progr	am counte	er is restor	ed from the	e stack. Tl	nis is a 2-o	cycle instruction
Operation	Program (Counter \leftarrow	Stack				
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
					_	_	
RET A,x		•		ata in the a			
Description	The progra fied 8-bit i			ed from the	stack and	the accun	nulator loaded v
Operation	Program (ACC \leftarrow x	Counter ←	Stack				
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
		—	—		—	_	
RETI	Return fro	m interrur	ot				
Description				ed from the	e stack, ar	nd interrup	ts are enabled
2000.12.001				ster (global			
Operation	Program (Counter ←	Stack				
	$EMI \leftarrow 1$		Clubit				
Affected flag(s)	EMI ← 1						
	EMI ← 1 TO	PDF	OV	Z	AC	С	
				Z	AC	C	
				Z —	AC	C	
Affected flag(s)	TO — Rotate da	PDF — ta memory	OV — / left				
Affected flag(s) RL [m] Description	TO — Rotate da The conte	PDF —– ta memory nts of the s	OV —	ata memor	 ry are rotat	ed 1 bit lef	t with bit 7 rotat
Affected flag(s)	TO — Rotate da The conte [m].(i+1) <	PDF — ta memory nts of the s — [m].i; [m	OV —		 ry are rotat	ed 1 bit lef	t with bit 7 rotat
Affected flag(s) RL [m] Description Operation	TO — Rotate da The conte	PDF — ta memory nts of the s — [m].i; [m	OV —	ata memor	 ry are rotat	ed 1 bit lef	t with bit 7 rotat
Affected flag(s) RL [m] Description	TO	PDF — ta memory nts of the s — [m].i; [m n].7	OV — / left specified d].i:bit i of th	ata memor	 y are rotat emory (i=0	ed 1 bit lef ~6)	t with bit 7 rotat
Affected flag(s) RL [m] Description Operation	TO — Rotate da The conte [m].(i+1) <	PDF — ta memory nts of the s — [m].i; [m	OV —– / left specified d	ata memor	 ry are rotat	ed 1 bit lef	t with bit 7 rotat
Affected flag(s) RL [m] Description Operation	TO	PDF — ta memory nts of the s — [m].i; [m n].7	OV — / left specified d].i:bit i of th	ata memor	 y are rotat emory (i=0	ed 1 bit lef ~6)	t with bit 7 rotat
Affected flag(s) RL [m] Description Operation Affected flag(s)	TO	PDF 	OV 	 ata memor ne data me Z 	y are rotat emory (i=0 AC —	 ~6) 	t with bit 7 rotat
Affected flag(s) RL [m] Description Operation	TO	PDF 	OV 	ata memor ne data me Z place result	y are rotat emory (i=0 AC — t in the ac	ed 1 bit lef ~6) C 	t with bit 7 rotat
Affected flag(s) RL [m] Description Operation Affected flag(s) RLA [m]	TO Rotate da The conte $[m].(i+1) \leftarrow$ $[m].0 \leftarrow$ $[r]$ TO Rotate da Data in the	PDF 	OV 	ata memor ne data me Z place result nory is rotat	y are rotatemory (i=0 AC — t in the acted 1 bit let	ed 1 bit lef ~6) C 	
Affected flag(s) RL [m] Description Operation Affected flag(s) RLA [m]	TO — Rotate da The conte $[m].(i+1) \leftarrow$ $[m].0 \leftarrow$ $[r]$ TO — Rotate da Data in the rotated res	PDF ta memory nts of the s – [m].i; [m n].7 PDF – ta memory e specified sult in the \leftarrow [m].i; [r	OV 	ata memor ne data me Z place result nory is rotat	AC 	ed 1 bit lef ~6) C 	rotated into bit
Affected flag(s) RL [m] Description Operation Affected flag(s) RLA [m] Description	TO — Rotate da The conte $[m].(i+1) \leftarrow$ $[m].0 \leftarrow$ $[m]$ TO — Rotate da Data in the rotated res ACC.(i+1)	PDF ta memory nts of the s – [m].i; [m n].7 PDF – ta memory e specified sult in the \leftarrow [m].i; [r	OV 	Z Diace result	AC 	ed 1 bit lef ~6) C 	rotated into bit
Affected flag(s) RL [m] Description Operation Affected flag(s) RLA [m] Description Operation	TO — Rotate da The conte $[m].(i+1) \leftarrow$ $[m].0 \leftarrow$ $[m]$ TO — Rotate da Data in the rotated res ACC.(i+1)	PDF ta memory nts of the s – [m].i; [m n].7 PDF – ta memory e specified sult in the \leftarrow [m].i; [r	OV 	Z Diace result	AC 	ed 1 bit lef ~6) C 	rotated into bit



RLC [m]	Rotate dat	a memor	V left throu	on canv				
Description					orv and the	e carry flag	are rotated 1	bit left.
			•		•		bit 0 position.	
Operation	[m].(i+1) ← [m].0 ← C C ← [m].7	- [m].i; [m	ı].i:bit i of t	he data m	emory (i=()~6)		
Affected flag(s)							_	
	то	PDF	OV	Z	AC	С		
	_		—	—		\checkmark		
RLCA [m]	Rotate left	through (carry and p	olace resu	It in the ac	cumulator	r	
Description	carry bit ar	nd the orig	ginal carry	flag is rota	ated into bi	t 0 positio	ed 1 bit left. Bi n. The rotated ain unchange	result
Operation	ACC.(i+1) ACC.0 ← 0 C ← [m].7		m].i:bit i ol	the data	memory (i	=0~6)		
Affected flag(s)							٦	
	то	PDF	OV	Z	AC	С		
			_		_	\checkmark		
RR [m]	Rotate dat	a memor	v riaht					
Description	The conter	nts of the s	specified d	ata memo	ry are rota	ted 1 bit rig	ght with bit 0 rc	tated t
	The conter [m].i ← [m] [m].7 ← [m	l.(i+1); [m			-		ght with bit 0 rc	otated 1
Operation	[m].i ← [m]	l.(i+1); [m			-		ght with bit 0 rc	tated t
Operation	[m].i ← [m]	l.(i+1); [m			-		ght with bit 0 rc	itated t
Operation	[m].i ← [m] [m].7 ← [m	l.(i+1); [m i].0	i].i:bit i of t	he data m	emory (i=0	0~6)	ght with bit 0 rc	tated
Description Operation Affected flag(s) RRA [m]	[m].i ← [m] [m].7 ← [m	l.(i+1); [m i].0 PDF 	OV	he data m Z	AC	0~6)	ght with bit 0 rc	tated t
Operation Affected flag(s)	[m].i ← [m] [m].7 ← [m TO Rotate righ Data in the	l.(i+1); [m n].0 PDF 	OV OV ce result in d data mer	E data m	AC AC mulator ated 1 bit	C C	ght with bit 0 rc	to bit 7
Operation Affected flag(s)	[m].i ← [m] [m].7 ← [m TO Rotate righ Data in the	I.(i+1); [m n].0 PDF 	OV OV ce result in d data mer the accum	E data m	AC AC mulator ated 1 bit	C C right with t]] pit 0 rotated in	to bit 7
Operation Affected flag(s) RRA [m] Description Operation	$[m].i \leftarrow [m]$ $[m].7 \leftarrow [m]$ TO Rotate righ Data in the the rotated ACC.(i) \leftarrow	I.(i+1); [m n].0 PDF 	OV OV ce result in d data mer the accum	E data m	AC AC mulator ated 1 bit	C C right with t]] pit 0 rotated in	to bit 7
Operation Affected flag(s) RRA [m] Description Operation	$[m].i \leftarrow [m]$ $[m].7 \leftarrow [m]$ TO Rotate righ Data in the the rotated ACC.(i) \leftarrow	I.(i+1); [m n].0 PDF 	OV OV ce result in d data mer the accum	the data m	AC AC mulator ated 1 bit	C C right with t]] pit 0 rotated in	to bit 7
Operation Affected flag(s) RRA [m] Description	[m].i ← [m] [m].7 ← [m] TO Rotate righ Data in the the rotated ACC.(i) ← ACC.7 ← [I.(i+1); [m n].0 PDF 	OV OV ce result in d data mer the accum	E data m Z n the accu nory is rot ulator. The of the data	AC AC mulator ated 1 bit contents a memory	C C right with the data of the data (i=0~6)]] pit 0 rotated in	to bit 7
Operation Affected flag(s) RRA [m] Description Operation	[m].i ← [m] [m].7 ← [m] TO Rotate righ Data in the the rotated ACC.(i) ← ACC.7 ← [I.(i+1); [m n].0 PDF at and pla e specified result in t [m].(i+1); m].0 PDF 	OV OV Ce result in d data mer the accum [m].i:bit i OV OV 	Example the data more that a construction of the data the data of	AC AC AC mulator ated 1 bit contents a memory AC AC	C C right with the data of the data (i=0~6)]] pit 0 rotated in	to bit 7
Operation Affected flag(s) RRA [m] Description Operation Affected flag(s)	$[m].i \leftarrow [m]$ $[m].7 \leftarrow [m]$ $[m].7 \leftarrow [m]$ TO $$ $Rotate righ$ $Data in the the rotated ACC.(i) \leftarrow ACC.7 \leftarrow [$ TO $$ $Rotate dat$ $The content$	I.(i+1); [m n].0 PDF mt and pla e specified result in 1 [m].(i+1); [m].0 PDF a memory	OV OV Ce result i d data mer the accum [m].i:bit i OV OV OV OV OV	n the accu nothe accu nory is rot ulator. The of the data Z ugh carry data men	AC A	C C right with t of the data (i=0~6) C C he carry fl]] pit 0 rotated in	to bit 7 ain unc er rota
Operation Affected flag(s) RRA [m] Description Operation Affected flag(s) RRC [m]	$[m].i \leftarrow [m]$ $[m].7 \leftarrow [m]$ $[m].7 \leftarrow [m]$ TO $$ $Rotate righ$ $Data in the the rotated ACC.(i) \leftarrow ACC.7 \leftarrow [$ TO $$ $Rotate dat$ $The content$	I.(i+1); [m i].0 PDF — at and pla e specified result in t [m].(i+1); [m].0 PDF — a memory nts of the replaces	OV OV Ce result in data mer the accum [m].i:bit i OV OV OV OV OV Cv right thrc specified the carry b	The data m Z The the accur mory is rot ulator. The of the data Z Z The ugh carry data men pit; the original	AC A	C C right with t of the data (i=0~6) C C he carry fl flag is rot	bit 0 rotated in memory rema	to bit 7 ain unc er rota
Operation Affected flag(s) RRA [m] Description Operation Affected flag(s) RRC [m] Description	$[m].i \leftarrow [m]$ $[m].7 \leftarrow [m]$ $[m].7 \leftarrow [m]$ $[m].7 \leftarrow [m]$ $Rotate righ$ $Data in the the rotated$ $ACC.(i) \leftarrow$ $ACC.7 \leftarrow [m]$ $[TO]$ $[m].i \leftarrow [m]$ $[m].7 \leftarrow C$	I.(i+1); [m i].0 PDF — at and pla e specified result in t [m].(i+1); [m].0 PDF — a memory nts of the replaces	OV OV Ce result in d data mer the accum [m].i:bit i OV OV OV OV OV Ce result in the accum cha ac	The data m Z The the accur mory is rot ulator. The of the data Z Z The ugh carry data men pit; the original	AC A	C C right with t of the data (i=0~6) C C he carry fl flag is rot	bit 0 rotated in memory rema	to bit 7 ain unc er rota
Operation Affected flag(s) RRA [m] Description Operation Affected flag(s) RRC [m] Description Operation	$[m].i \leftarrow [m]$ $[m].7 \leftarrow [m]$ $[m].7 \leftarrow [m]$ $[m].7 \leftarrow [m]$ $Rotate righ$ $Data in the the rotated$ $ACC.(i) \leftarrow$ $ACC.7 \leftarrow [m]$ $[TO]$ $[m].i \leftarrow [m]$ $[m].7 \leftarrow C$	I.(i+1); [m i].0 PDF — at and pla e specified result in t [m].(i+1); [m].0 PDF — a memory nts of the replaces	OV OV Ce result in d data mer the accum [m].i:bit i OV OV OV OV OV Ce result in the accum cha ac	The data m Z The the accur mory is rot ulator. The of the data Z Z The ugh carry data men pit; the original	AC A	C C right with t of the data (i=0~6) C C he carry fl flag is rot	bit 0 rotated in memory rema	to bit 7 ain unc



RRCA [m]	Rotate right through carry and place result in the accur	nulator
Description	Data of the specified data memory and the carry flag are the carry bit and the original carry flag is rotated into the stored in the accumulator. The contents of the data me	bit 7 position. The rotated result is
Operation	ACC.i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow C C \leftarrow [m].0	
Affected flag(s)		
	TO PDF OV Z AC O	>
		l .
SBC A,[m]	Subtract data memory and carry from the accumulator	
Description	The contents of the specified data memory and the com tracted from the accumulator, leaving the result in the a	
Operation	$ACC \leftarrow ACC + [\overline{m}] + C$	
Affected flag(s)		
	TO PDF OV Z AC C	
SBCM A,[m]	Subtract data memory and carry from the accumulator	
Description	The contents of the specified data memory and the com	
Operation	tracted from the accumulator, leaving the result in the d	ata memory.
Operation Affected flag(s)	[m] ← ACC+[m]+C	
Ancolog hag(s)	TO PDF OV Z AC O	2
SDZ [m]	Skip if decrement data memory is 0	
Description	The contents of the specified data memory are decrement instruction is skipped. If the result is 0, the following inst	•
	instruction execution, is discarded and a dummy cycle is tion (2 cycles). Otherwise proceed with the next instruct	
Operation	Skip if ([m]−1)=0, [m] ← ([m]−1)	
Affected flag(s)		
	TO PDF OV Z AC C	
		_
SDZA [m]	Decrement data memory and place result in ACC, skip	if 0
Description	The contents of the specified data memory are decrement instruction is skipped. The result is stored in the accumul unchanged. If the result is 0, the following instruction, fet execution, is discarded and a dummy cycle is replaced cles). Otherwise proceed with the next instruction (1 cycle	ator but the data memory remains ched during the current instruction to get the proper instruction (2 cy-
Operation	Skip if ([m]–1)=0, ACC \leftarrow ([m]–1)	
Affected flag(s)		
	TO PDF OV Z AC C	>
		_



SET [m]	Set data mem	ory				
Description	Each bit of the	specified data	memory is	set to 1.		
Operation	$[m] \gets FFH$					
Affected flag(s)						
	TO P	DF OV	Z	AC	С	
			_		_	
			-			
SET [m]. i	Set bit of data					
Description		cified data mer	nory is set	to 1.		
Operation	[m].i ← 1					
Affected flag(s)						
	TO P	DF OV	Z	AC	С	
					—	
SIZ [m]	Skin if increme	ent data memo	rv is 0			
Description	•			orv are inc	remented b	by 1. If the result is 0, the fol-
Beeenpiion				•		ecution, is discarded and a
				er instruct	ion (2 cycl	es). Otherwise proceed with
Quanting		ction (1 cycle).				
Operation	Skip if ([m]+1)	=0, [m] ← ([m]·	+1)			
Affected flag(s)			_		-	
	TO P	DF OV	Z	AC	C	
			—		—	
SIZA [m]	Increment dat	a memory and	place resul	t in ACC, s	skip if 0	
Description						y 1. If the result is 0, the next
	instruction is a	skipped and the	e result is :	stored in t	he accumu	ulator. The data memory re-
		-		-		etched during the current in-
						replaced to get the proper ction (1 cycle).
Operation		=0, ACC ← ([m				
Affected flag(s)	. (2 2)		- /			
	TO P	DF OV	Z	AC	С	
SNZ [m].i	Skip if bit i of t	he data memo	ry is not 0			
Description				-		n is skipped. If bit i of the data
	•	-			-	current instruction execution, instruction (2 cycles). Other-
		with the next in		-	and proper	
Operation	Skip if [m].i≠0					
Affected flag(s)						
	TO P	DF OV	Z	AC	С	
			_			
	L	I	1	1]	



SUB A,[m]	Subtract	data memo	ory from th	e accumu	lator	
Description		fied data r ne accumi	-	subtracted	d from the c	contents
Operation	$ACC \leftarrow A$.CC+[m]+1				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
			\checkmark	\checkmark	\checkmark	\checkmark
SUBM A,[m]	Subtract	data memo	ory from th	e accumu	llator	
Description		fied data r he data m		subtracted	l from the c	contents
Operation	$[m] \leftarrow AC$	C+[m]+1				
ffected flag(s)						
	ТО	PDF	OV	Z	AC	С
			\checkmark	\checkmark	\checkmark	\checkmark
UB A,x	Subtract i	mmediate	data from	the accur	nulator	
Description	The imme	diate data	specified	by the cod	e is subtra	cted from
·	tor, leavin	g the resu	It in the ac	cumulato	r.	
peration	$ACC \leftarrow A$	CC+x+1				
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
		_	\checkmark	\checkmark	\checkmark	√
					-	
SWAP [m]	Swap nib	bles withir	the data	nemory	1	1
	The low-c		nigh-order	2	the specif	ied data
escription	The low-c ries) are i	order and h	nigh-order ed.	2	the specif	ied data
escription	The low-c ries) are i	order and h nterchang	nigh-order ed.	2	the specif	ïed data
peration	The low-c ries) are i	order and h nterchang	nigh-order ed.	2	the specif	ied data
escription	The low-o ries) are i [m].3~[m]	order and ł nterchang .0 ↔ [m].7	nigh-order ed. '~[m].4	nibbles of	-	
Description Operation Affected flag(s)	The low-ories) are i [m].3~[m] TO	order and h nterchang .0 ↔ [m].7 PDF	nigh-order ed. '~[m].4 OV	z	AC	C
Description Operation (ffected flag(s)	The low-o ries) are i [m].3~[m] TO 	erder and h nterchang .0 ↔ [m].7 PDF a memory	nigh-order ed. '~[m].4 OV and place	Z result in t	AC — the accum	C — ulator
Description Deperation (ffected flag(s)	The low-ories) are in [m].3~[m] TO	erder and h nterchang .0 ↔ [m].7 PDF 	nigh-order ed. /~[m].4 OV and place igh-order	Z result in t	AC	C — ulator ed data n
wescription Operation ffected flag(s) WAPA [m] vescription	The low-ories) are in [m].3~[m] TO	erder and h nterchang .0 ↔ [m].7 PDF 	nigh-order ed. '~[m].4 OV and place igh-order accumula	Z result in t	AC — the accumuthe specific	C — ulator ed data n
escription peration ffected flag(s) WAPA [m] escription	The low-ories) are in [m].3~[m] TO TO Swap date The low-oring the rest ACC.3~A	order and h nterchang .0 ↔ [m].7 PDF a memory order and h sult to the	nigh-order ed. '~[m].4 OV and place igh-order accumula n].7~[m].4	Z result in t	AC — the accumuthe specific	C — ulator ed data n
Description Deration Affected flag(s) SWAPA [m] Description Dperation	The low-ories) are in [m].3~[m] TO TO Swap date The low-oring the rest ACC.3~A	order and h nterchang .0 \leftrightarrow [m].7 PDF a memory order and h sult to the CC.0 \leftarrow [r	nigh-order ed. '~[m].4 OV and place igh-order accumula n].7~[m].4	Z result in t	AC — the accumuthe specific	C — ulator ed data n
SWAP [m] Description Operation Affected flag(s) SWAPA [m] Description Operation Affected flag(s)	The low-ories) are in [m].3~[m] TO TO Swap date The low-oring the rest ACC.3~A	order and h nterchang .0 \leftrightarrow [m].7 PDF a memory order and h sult to the CC.0 \leftarrow [r	nigh-order ed. '~[m].4 OV and place igh-order accumula n].7~[m].4	Z result in t	AC — the accumuthe specific	C — ulator ed data n



SZ [m]	Skip if data memory is 0				
Description	If the contents of the specifie	d data merr	ory are 0,	the followi	ng instruction, fetched duri
	the current instruction exect proper instruction (2 cycles)				
Operation	Skip if [m]=0				
Affected flag(s)					
	TO PDF OV	Z	AC	С	
		—	_	_]
SZA [m]	Move data memory to ACC,	skip if 0			
Description	The contents of the specified	data memo	ory are cop	ied to the a	accumulator. If the contents
	0, the following instruction, f and a dummy cycle is replac with the next instruction (1 c	ed to get the	-		
Operation	Skip if [m]=0				
Affected flag(s)					
	TO PDF OV	Z	AC	С	
			_	_]
	Skip if bit i of the data memo	rv is 0			
SZ [m].i					
SZ [m].i		,	he followin	a instructio	on, fetched during the curre
SZ [m].i Description	If bit i of the specified data ment instruction execution, is disc	emory is 0, t		-	•
	If bit i of the specified data m	emory is 0, t arded and a	dummy cy	cle is repla	aced to get the proper instru
	If bit i of the specified data minimum instruction execution, is disc	emory is 0, t arded and a	dummy cy	cle is repla	aced to get the proper instru
Description	If bit i of the specified data mo instruction execution, is disc tion (2 cycles). Otherwise pr	emory is 0, t arded and a	dummy cy	cle is repla	aced to get the proper instru
Description Operation	If bit i of the specified data mo instruction execution, is disc tion (2 cycles). Otherwise pr	emory is 0, t arded and a	dummy cy	cle is repla	aced to get the proper instru
Description Operation	If bit i of the specified data mo instruction execution, is disc tion (2 cycles). Otherwise pr Skip if [m].i=0	emory is 0, t arded and a oceed with	dummy cy the next in	cle is repla	aced to get the proper instru
Description Operation	If bit i of the specified data mo instruction execution, is disc tion (2 cycles). Otherwise pr Skip if [m].i=0	zemory is 0, t arded and a poceed with Z	dummy cy the next in AC	Cle is replated as	aced to get the proper instru 1 cycle).
Description Operation Affected flag(s)	If bit i of the specified data mainstruction execution, is discrition (2 cycles). Otherwise proskip if [m].i=0	emory is 0, t arded and a poceed with Z t page) to T current page	dummy cy the next in AC BLH and addresse	Cle is repla struction (C data memory ed by the ta	aced to get the proper instru (1 cycle).
Description Operation Affected flag(s)	If bit i of the specified data mainstruction execution, is discrition (2 cycles). Otherwise provide Skip if [m].i=0	emory is 0, t arded and a poceed with Z t page) to T current page	dummy cy the next in AC BLH and addresse	Cle is repla struction (C data memory ed by the ta	aced to get the proper instru (1 cycle).
Description Operation Affected flag(s) TABRDC [m] Description	If bit i of the specified data mainstruction execution, is discrition (2 cycles). Otherwise provide the specified data mainstruction (2 cycles). Otherwise provide the specified data memory of the specified data memory o	emory is 0, t arded and a poceed with Z Z t page) to T surrent page y and the hi	dummy cy the next in AC BLH and addresse	Cle is repla struction (C data memory ed by the ta	aced to get the proper instru (1 cycle).
Description Operation Affected flag(s) TABRDC [m] Description	If bit i of the specified data mainstruction execution, is discribed to a specified data mainstruction (2 cycles). Otherwise provide the main of the specified data matrix TO PDF OV $ -$ Move the ROM code (current of the specified data memore the specified data memore [m] \leftarrow ROM code (low byte)	emory is 0, t arded and a poceed with Z Z t page) to T surrent page y and the hi	dummy cy the next in AC BLH and addresse	Cle is repla struction (C data memory ed by the ta	aced to get the proper instru (1 cycle).
Description Operation Affected flag(s) TABRDC [m] Description Operation	If bit i of the specified data mainstruction execution, is discribed to a specified data mainstruction (2 cycles). Otherwise provide the main of the specified data matrix TO PDF OV $ -$ Move the ROM code (current of the specified data memore the specified data memore [m] \leftarrow ROM code (low byte)	emory is 0, t arded and a poceed with Z Z t page) to T surrent page y and the hi	dummy cy the next in AC BLH and addresse	Cle is repla struction (C data memory ed by the ta	aced to get the proper instru (1 cycle).
Description Operation Affected flag(s) TABRDC [m] Description Operation	If bit i of the specified data mainstruction execution, is discribed to a second constraint of the specified data mainstruction (2 cycles). Otherwise provide the second constraint of the specified data memore for th	z emory is 0, t arded and a boceed with Z Z t page) to T urrent page and the hi rte)	AC AC BLH and a addresse gh byte tra	Cle is repla struction (C data memory ed by the tansferred t	aced to get the proper instru (1 cycle).
Description Operation Affected flag(s) TABRDC [m] Description Operation	If bit i of the specified data mainstruction execution, is discribed to a second constraint of the specified data mainstruction (2 cycles). Otherwise provide the second constraint of the specified data memore for th	z centre of the second	AC	Cle is repla struction (C C data memory ed by the ta ansferred t C C	aced to get the proper instru (1 cycle).
Description Operation Affected flag(s) TABRDC [m] Description Operation Affected flag(s)	If bit i of the specified data mainstruction execution, is discribed to a second constraint of the specified data mainstruction (2 cycles). Otherwise provide the specified data matrix of the specified data memore is a specified data mem	emory is 0, t arded and a poceed with Z z t page) to 7 current page y and the hi rte) z z ge) to TBL ast page) a	AC A	Cle is repla struction (C data memore ansferred t C C C a memory by the tabl	aced to get the proper instru- (1 cycle).
Description Operation Affected flag(s) TABRDC [m] Description Operation Affected flag(s) TABRDL [m]	If bit i of the specified data mainstruction execution, is discribed to the specified data mainstruction (2 cycles). Otherwise provide Skip if [m].i=0	z centre of the second	AC A	Cle is repla struction (C data memore ansferred t C C C a memory by the tabl	aced to get the proper instru- (1 cycle).
Description Operation Affected flag(s) TABRDC [m] Description Operation Affected flag(s) TABRDL [m] Description	If bit i of the specified data mainstruction execution, is discribed to a constrain the specified data mainstruction (2 cycles). Otherwise provide the respective of the specified data memore is a constraint of the specified data memory and the memory and the memory is a constraint of the specified data memory and the memory is a constraint of the specified data memory and the memory is a constraint of the specified data memory and the memory is a constraint of the specified data memory and the memory is a constraint of the specified data memory and the memory is a constraint of the specified data memory and the memory is a constraint of the specified data memory is a constraint of the specified data memory and the memory is a constraint of the specified data memory and the memory is a constraint of the specified data memory and the memory is a constraint of the specified data memory and the memory is a constraint of the specified data memory and the m	z centre of the second	AC A	Cle is repla struction (C data memore ansferred t C C C a memory by the tabl	aced to get the proper instru- (1 cycle).
Description Operation Affected flag(s) TABRDC [m] Description Operation Affected flag(s) TABRDL [m] Description Operation	If bit i of the specified data mainstruction execution, is discribed to a constrain the specified data mainstruction (2 cycles). Otherwise provide the respective of the specified data memore is a constraint of the specified data memory and the memory and the memory is a constraint of the specified data memory and the memory is a constraint of the specified data memory and the memory is a constraint of the specified data memory and the memory is a constraint of the specified data memory and the memory is a constraint of the specified data memory and the memory is a constraint of the specified data memory and the memory is a constraint of the specified data memory and the memory is a constraint of the specified data memory and the memory is a constraint of the specified data memory and the memory is a constraint of the specified data memory and the memory is a constraint of the specified data memory and the memory is a constraint of the specified data memory and the memory is a constraint of the specified data memory and the memory is a constraint of the specified data memory and the memory is a constraint of the specified data memory and the memory data memory and the memory data memory data memory and the memory data memory dat	z centre of the second	AC A	Cle is repla struction (C data memore ansferred t C C C a memory by the tabl	aced to get the proper instru- (1 cycle).





XOR A,[m]	Logical X	OR accun	nulator with	n data mer	nory	
Description				the indicat sult is stor		
Operation	$ACC \leftarrow A$	CC "XOR	" [m]			
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
				\checkmark		
XORM A,[m]	Logical X	OR data n	nemory wit	th the accu	umulator	
Description				mory and t is stored		•
Operation	$[m] \leftarrow AC$	C "XOR"	[m]			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
				\checkmark	_	
XOR A,x	Logical X	OR immed	diate data	to the accu	umulator	
Description				ne specified the accur	•	
Operation	$ACC \leftarrow A$	CC "XOR	″ x			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	10		01	4	AO	C



Package Information

24-pin SKDIP (300mil) Outline Dimensions








Sumbol		Dimensions in mil		
Symbol	Min.	Nom.	Max.	
А	1235	_	1265	
В	255		265	
С	125		135	
D	125	_	145	
E	16		20	
F	50		70	
G		100	—	
Н	295		315	
I	345	_	360	
α	0°		15°	



24-pin SOP (300mil) Outline Dimensions







Symbol		Dimensions in mil		
Symbol	Min.	Nom.	Max.	
A	394		419	
В	290		300	
С	14		20	
C′	590		614	
D	92		104	
E		50	_	
F	4		—	
G	32		38	
Н	4	_	12	
α	0°		10°	





28-pin SKDIP (300mil) Outline Dimensions








Symbol		Dimensions in mil		
Symbol	Min.	Nom.	Max.	
А	1375	—	1395	
В	278		298	
С	125		135	
D	125		145	
E	16		20	
F	50		70	
G	_	100	_	
Н	295		315	
I	330		375	
α	0°		15°	





28-pin SOP (300mil) Outline Dimensions






Symbol		Dimensions in mil		
Symbol	Min.	Nom.	Max.	
A	394	_	419	
В	290		300	
С	14		20	
C′	697		713	
D	92		104	
E		50		
F	4		—	
G	32		38	
Н	4	_	12	
α	0°		10°	



Product Tape and Reel Specifications

Reel Dimensions



SOP 24W

Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1
В	Reel Inner Diameter	62±1.5
С	Spindle Hole Diameter	13+0.5 _0.2
D	Key Slit Width	2±0.5
T1	Space Between Flange	24.8+0.3 0.2
T2	Reel Thickness	30.2±0.2


SOP 28W (300mil)

Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	62±1.5
С	Spindle Hole Diameter	13.0+0.5 0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	24.8+0.3 0.2
T2	Reel Thickness	30.2±0.2





Carrier Tape Dimensions



SOP 24W

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	24±0.3
Р	Cavity Pitch	12±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	11.5±0.1
D	Perforation Diameter	1.55+0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4±0.1
P1	Cavity to Perforation (Length Direction)	2±0.1
A0	Cavity Length	10.9±0.1
B0	Cavity Width	15.9±0.1
K0	Cavity Depth	3.1±0.1
t	Carrier Tape Thickness	0.35±0.05
С	Cover Tape Width	21.3

SOP 28W (300mil)

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	24.0±0.3
Р	Cavity Pitch	12.0±0.1
Е	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	11.5±0.1
D	Perforation Diameter	1.5+0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	10.85±0.1
B0	Cavity Width	18.34±0.1
K0	Cavity Depth	2.97±0.1
t	Carrier Tape Thickness	0.35±0.01
С	Cover Tape Width	21.3



Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office)

4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shanghai Sales Office)

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233 Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

Holtek Semiconductor Inc. (Shenzhen Sales Office)

5/F, Unit A, Productivity Building, Cross of Science M 3rd Road and Gaoxin M 2nd Road, Science Park, Nanshan District, Shenzhen. China 518057 Tel: 0755-8616-9908, 8616-9308 Fax: 0755-8616-9722

Holtek Semiconductor Inc. (Beijing Sales Office) Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031 Tel: 010-6641-0030, 6641-7751, 6641-7752 Fax: 010-6641-0125

Holtek Semiconductor Inc. (Chengdu Sales Office)

709, Building 3, Champagne Plaza, No.97 Dongda Street, Chengdu, Sichuan, China 610016 Tel: 028-6653-6590 Fax: 028-6653-6591

Holtek Semiconductor (USA), Inc. (North America Sales Office)

46729 Fremont Blvd., Fremont, CA 94538 Tel: 510-252-9880 Fax: 510-252-9885 http://www.holtek.com

Copyright © 2007 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.