查询ADS5463供应商





ADS5463 SLAS515-NOVEMBER 2006

12-Bit, 500-MSPS Analog-to-Digital Converter

FEATURES

- 500-MSPS Sample Rate
- 12-Bit Resolution, 10.5 Bits ENOB
- 2-GHz Input Bandwidth
- SFDR = 75 dBc at 450 MHz and 500 MSPS
- SNR = 64.6 dBFS at 450 MHz and 500 MSPS
- 2.2-Vpp Differential Input Voltage
- LVDS-Compatible Outputs
- Total Power Dissipation: 2.2 W
- Offset Binary Output Format
- Output Data Transitions on the Rising and Falling Edges of a Half-Rate Output Clock

- On-Chip Analog Buffer, Track and Hold, and Reference Circuit
- 80-Pin TQFP PowerPAD[™] Package (14-mm × 14-mm)
- Industrial Temperature Range = -40°C to 85°C
- Pin-Similar to ADS5440/ADS5444

APPLICATIONS


- Test and Measurement Instrumentation
- Software-Defined Radio
- Data Acquisition
- Power Amplifier Linearization
- Communication Instrumentation
- Radar

DESCRIPTION

The ADS5463 is a 12-bit, 500-MSPS analog-to-digital converter (ADC) that operates from both a 5-V supply and 3.3-V supply, while providing LVDS-compatible digital outputs. The ADS5463 input buffer isolates the internal switching of the onboard track and hold (T&H) from disturbing the signal source while providing a high-impedance input. An internal reference generator is also provided to simplify the system design.

Designed to optimize conversion of wide-bandwidth signals up to 500 MHz of input frequency at 500 MSPS, the ADS5463 has outstanding low noise and linearity over a large input frequency range. Input signals above 500 MHz can also be converted due to the large input bandwidth of the device.

The ADS5463 is available in an 80-pin TQFP PowerPAD[™] package. The ADS5463 is built on state-of-the-art Texas Instruments complementary bipolar process (BiCom3X) and is specified over the full industrial temperature range (–40°C to 85°C).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

PowerPAD is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR ⁽¹⁾	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
ADS5463	HTQFP-80 ⁽²⁾	PFP	–40°C to 85°C	ADS5463I	ADS5463IPFP	Tray, 96
AD35465	PowerPAD	FFF	-40 C 10 85 C	AD354651	ADS5463IPFPR	Tape and reel, 1000

(1) For the most current product and ordering information, see the Package Option Addendum located at the end of this data sheet.

(2) Thermal pad size: 9.5 mm \times 9.5 mm (minimum), 10 mm \times 10 mm (maximum).

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		ADS5463	UNIT
	AVDD5 to GND	6	V
Supply voltage	AVDD3 to GND	5	V
	DVDD3 to GND	5	V
Analog input to G	ND	-0.3 to (AVDD5 + 0.3)	V
Clock input to GN	D	-0.3 to (AVDD5 + 0.3)	V
CLK to CLK		±2.5	V
Digital data output	t to GND	-0.3 to (DVDD3 + 0.3)	V
Operating temperating	ature range	-40 to 85	°C
Maximum junction	temperature	150	°C
Storage temperate	-65 to 150	°C	
ESD, human-body	/ model (HBM)	2	kV

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied. Kirkendall voidings and current density information for calculation of expected lifetime is available upon request.

THERMAL CHARACTERISTICS⁽¹⁾

PARAMETER	TEST CONDITIONS	TYP	UNIT
	Soldered thermal pad, no airflow		
$^{(2)}R_{\theta JA}$	Soldered thermal pad, 150-LFM airflow	17.8	°C/W
	Soldered thermal pad, 250-LFM airflow	16.4	
⁽³⁾ R _{θJP}	Bottom of package (thermal pad)	2.99	°C/W

(1) Using 36 thermal vias (6×6 array). See *PowerPAD Package* in the *Application Information* section.

(2) $R_{\theta JA}$ is the thermal resistance from the junction to ambient.

(3) $R_{\theta JP}^{out}$ is the thermal resistance from the junction to the thermal pad.

RECOMMENDED OPERATING CONDITIONS

		MIN	TYP	MAX	UNIT
SUPPLIE	S				
AVDD5	Analog supply voltage	4.75	5	5.25	V
AVDD3	Analog supply voltage	3	3.3	3.6	V
DVDD3	Output driver supply voltage	3	3.3	3.6	V
ANALOG	INPUT				
	Differential input range		2.2		V _{pp}
V _{CM}	Input common mode		2.4		V
DIGITAL	OUTPUT (DRY, DATA, OVR)				
	Maximum differential output load		10		pF
CLOCK I	NPUT (CLK)				
	CLK input sample rate (sine wave)	20		500	MSPS
	Clock amplitude, differential sine wave		3		V _{pp}
	Clock duty cycle		50%		
T _A	Open free-air temperature	-40		85	°C

ELECTRICAL CHARACTERISTICS

Typical values at $T_A = 25^{\circ}$ C, minimum and maximum values over full temperature range $T_{MIN} = -40^{\circ}$ C to $T_{MAX} = 85^{\circ}$ C, sampling rate = 500 MSPS, 50% clock duty cycle, AVDD5 = 5 V, AVDD3 = 3.3 V, DVDD3 = 3.3 V, -1-dBFS differential input, and 3-V_{PP} differential clock (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Resolution				12		Bits	
ANALOG	INPUTS		1		¥		
	Differential input range			2.2		Vpp	
V _{CM}	Input common mode			2.4		V	
	Input resistance (dc)	Each input to ground		500		Ω	
	Input capacitance	Each input to ground		2.5		pF	
	Analog input bandwidth (-3 dB)	Dependent on source impedance		2		GHz	
CMRR	Common-mode rejection ratio	Common mode signal = 10 MHz		80		dB	
INTERN	AL REFERENCE VOLTAGE	·	- ·				
VREF	Reference voltage			2.4		V	
DYNAMI	C ACCURACY						
	No missing codes			Assured			
DNL	Differential linearity error	f _{IN} = 10 MHz	-0.95	±0.25	0.95	LSB	
INL	Integral linearity error	f _{IN} = 10 MHz	-2.5	+0.8/-0.3	2.5	LSB	
	Offset error		-11		11	mV	
	Offset temperature coefficient			0.0005		mV/°C	
	Gain error		-5		5	%FS	
	Gain temperature coefficient			-0.02		∆%/°C	
	PSRR	100-kHz supply noise (see Figure 32)		85		dB	
POWER	SUPPLY		1		¥		
I _{AVDD5}	5-V analog supply current			300	330	mA	
I _{AVDD3}	3.3-V analog supply current	V_{IN} = full scale, f_{IN} = 10 MHz,	125 138		138	mA	
I _{DVDD3}	3.3-V digital supply current (includes LVDS)	f _S = 500 MSPS		82	88	mA	
	Total power dissipation			2.18	2.4	W	
	Power-up time			200		μs	

ADS5463

SLAS515-NOVEMBER 2006



ELECTRICAL CHARACTERISTICS (continued)

Typical values at $T_A = 25^{\circ}$ C, minimum and maximum values over full temperature range $T_{MIN} = -40^{\circ}$ C to $T_{MAX} = 85^{\circ}$ C, sampling rate = 500 MSPS, 50% clock duty cycle, AVDD5 = 5 V, AVDD3 = 3.3 V, DVDD3 = 3.3 V, -1-dBFS differential input, and 3-V_{PP} differential clock (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DYNAM	IIC AC CHARACTERISTICS					
		f _{IN} = 10 MHz		65.3		
		f _{IN} = 70 MHz		65.4		
		f _{IN} = 100 MHz	63.5	65.3		
		f _{IN} = 230 MHz		65.1		
SNR	Signal-to-noise ratio	f _{IN} = 300 MHz	63	65		dBFS
		f _{IN} = 450 MHz		64.6		
		f _{IN} = 650 MHz		63.9		
		f _{IN} = 900 MHz		62.6		
		f _{IN} = 1.3 GHz		59.3		
		f _{IN} = 10 MHz		85		
		f _{IN} = 70 MHz		82		
		f _{IN} = 100 MHz	70	82		
		f _{IN} = 230 MHz		78		
SFDR	Spurious-free dynamic range	f _{IN} = 300 MHz	64	77		dBc
		f _{IN} = 450 MHz		75		
		f _{IN} = 650 MHz		65		
		f _{IN} = 900 MHz		56		
		f _{IN} = 1.3 GHz		45		
		f _{IN} = 10 MHz		87		
		f _{IN} = 70 MHz		82		
		f _{IN} = 100 MHz	70	80		
		f _{IN} = 230 MHz		81		
HD2	Second harmonic	f _{IN} = 300 MHz	64	77		dBc
		f _{IN} = 450 MHz		80		
		f _{IN} = 650 MHz		77		
		f _{IN} = 900 MHz		66		
		f _{IN} = 1.3 GHz		50		
		f _{IN} = 10 MHz		85		
		f _{IN} = 70 MHz		90		
		f _{IN} = 100 MHz	70	87		
		f _{IN} = 230 MHz		90		
HD3	Third harmonic	f _{IN} = 300 MHz	64	80		dBc
		f _{IN} = 450 MHz		75		
		f _{IN} = 650 MHz		65		
		f _{IN} = 900 MHz		56		
		f _{IN} = 1.3 GHz		45		

ELECTRICAL CHARACTERISTICS (continued)

Typical values at $T_A = 25^{\circ}$ C, minimum and maximum values over full temperature range $T_{MIN} = -40^{\circ}$ C to $T_{MAX} = 85^{\circ}$ C, sampling rate = 500 MSPS, 50% clock duty cycle, AVDD5 = 5 V, AVDD3 = 3.3 V, DVDD3 = 3.3 V, -1-dBFS differential input, and 3-V_{PP} differential clock (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
DYNAMI	C AC CHARACTERISTICS (continued)								
		f _{IN} = 10 MHz		86					
		f _{IN} = 70 MHz		86					
		f _{IN} = 100 MHz		86					
		f _{IN} = 230 MHz		77					
	Worst harmonic/spur (other than HD2 and HD3)	f _{IN} = 300 MHz		81		dBc			
		f _{IN} = 450 MHz		86					
		f _{IN} = 650 MHz		85					
		f _{IN} = 900 MHz		78					
		f _{IN} = 1.3 GHz		67					
		f _{IN} = 10 MHz		80					
		f _{IN} = 70 MHz		79					
		f _{IN} = 100 MHz		77					
		f _{IN} = 230 MHz		75					
THD	Total Harmonic Distortion	f _{IN} = 300 MHz		73		dBc			
		f _{IN} = 450 MHz		73					
		f _{IN} = 650 MHz		64					
		f _{IN} = 900 MHz		55					
		f _{IN} = 1.3 GHz		44					
		f _{IN} = 10MHz		65.2					
		f _{IN} = 70MHz							
	Signal-to-noise and distortion	f _{IN} = 100MHz	62	65.1					
		f _{IN} = 230MHz		64.7					
SINAD		f _{IN} = 300MHz		64.5		dBc			
	C C	f _{IN} = 450MHz		64.1					
		f _{IN} = 650MHz		61.5					
		f _{IN} = 900MHz		55.4					
		f _{IN} = 1.3GHz		45.1					
		$f_{IN1} = 65 \text{ MHz}, f_{IN2} = 70 \text{ MHz}, \text{ each tone at} -7 \text{ dBFS}$		90					
		$f_{\rm IN1}$ = 65 MHz, $f_{\rm IN2}$ = 70 MHz, each tone at $-16~\rm dBFS$		89					
	Two-tone SFDR	$f_{\rm IN1}$ = 350 MHz, $f_{\rm IN2}$ = 355 MHz, each tone at –7 dBFS		82		dBFS			
		$f_{\rm IN1}$ = 350 MHz, $f_{\rm IN2}$ = 355 MHz, each tone at –16 dBFS		89					
		f _{IN} = 100 MHz	10	10.5					
ENOB	Effective number of bits	f _{IN} = 300 MHz	10.4		Bits				
	RMS idle-channel noise	Inputs tied to common-mode		0.7		LSB			
VDS DI	GITAL OUTPUTS	· · · · · ·							
/ _{OD}	Differential output voltage (±)	$T_A = 25^{\circ}C$	247	400	454	mV			
V _{oc}	Common mode output voltage		1.125		1.375	V			








Figure 1. Timing Diagram

TIMING CHARACTERISTICS⁽¹⁾


Typical values at $T_A = 25^{\circ}$ C, Min and Max values over full temperature range $T_{MIN} = -40^{\circ}$ C to $T_{MAX} = 85^{\circ}$ C, sampling rate = 500 MSPS, 50% clock duty cycle, AVDD5 = 5 V, AVDD3 = 3.3 V, DVDD3 = 3.3 V, and 3-V_{PP} differential clock (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _a	Aperture delay			200		ps
	Aperture jitter, rms			160		fs
	Latency			3.5		cycles
t _{CLK}	Clock period		2		50	ns
t _{CLKH}	Clock pulse duration, high		1			ns
t _{CLKL}	Clock pulse duration, low		1			ns
t _{DRY}	CLK to DRY delay ⁽²⁾	Zero crossing, 7-pF differential loading	800	1100	1400	ps
t _{DATA}	CLK to DATA/OVR delay ⁽²⁾	Zero crossing, 7-pF differential loading	600	1100	1600	ps
t _{SKEW}	DATA to DRY skew	t _{DATA} – t _{DRY} , 7-pF differential loading	-350	0	350	ps
t _{RISE}	DRY/DATA/OVR rise time	7-pF differential loading		500		ps
t _{FALL}	DRY/DATA/OVR fall time	7-pF differential loading		500		ps

(1)

Timing parameters are assured by design or characterization, but not production tested. DRY, DATA, and OVR are updated on the falling edge of CLK. The latency must be added to t_{DATA} to determine the overall propagation (2) delay.





P0027-02

ADS5463

SLAS515-NOVEMBER 2006



PIN CONFIGURATION (continued)

Table 1. TERMINAL FUNCTIONS

TERMINAL		DESCRIPTION					
NAME	NO.	DESCRIPTION					
AIN	16	Differential input signal (positive)					
AIN	17	Differential input signal (negative)					
AVDD5	3, 8, 13, 14, 19, 21, 23, 25, 27, 31	Analog power supply (5 V)					
AVDD3	35, 37, 39	Analog power supply (3.3 V) (Suggestion for \leq 250 MSPS: leave option to connect to 5 V for ADS5440/4 compatibility)					
DVDD3	1, 51, 66	Output driver power supply (3.3 V)					
GND	2, 7, 9, 12, 15, 18, 20, 22, 24, 26, 28, 30, 32, 34, 36, 38, 40, 52, 65	Ground					
CLK	10	Differential input clock (positive). Conversion is initiated on rising edge.					
CLK	11	Differential input clock (negative)					
D0, <u>D0</u>	54, 53	LVDS digital output pair, least-significant bit (LSB)					
D1–D10, D1–D10	55–64, 67–76	LVDS digital output pairs					
D11, D11	78, 77	LVDS digital output pair, most-significant bit (MSB)					
DRY, DRY	80, 79	Data ready LVDS output pair					
NC	4, 5, 43–50	No connect (4 and 5 should be left floating, 43–50 are possible future bit additions for this pinout and therefore can be connected to a digital bus or left floating)					
OVR, OVR	42, 41	Overrange indicator LVDS output. A logic high signals an analog input in excess of the full-scale range.					
RESERVED	29, 33	Pin 29 is reserved for possible future Vcm output for this pinout; pin 33 is reserved for possible future power-down control pin for this pinout.					
VREF	6	Reference voltage					



TYPICAL CHARACTERISTICS

Typical plots at $T_A = 25^{\circ}$ C, sampling rate = 500 MSPS, 50% clock duty cycle, AVDD5 = 5 V, AVDD3 = 3.3 V, DVDD3 = 3.3 V, and 3-V_{PP} differential clock, (unless otherwise noted)







Figure 5.




TYPICAL CHARACTERISTICS (continued)





TYPICAL CHARACTERISTICS (continued)

Typical plots at $T_A = 25^{\circ}$ C, sampling rate = 500 MSPS, 50% clock duty cycle, AVDD5 = 5 V, AVDD3 = 3.3 V, DVDD3 = 3.3 V, and $3 - V_{PP}$ differential clock, (unless otherwise noted)



TWO-TONE INTERMODULATION DISTORTION (FFT FOR 65.1 MHz AND 70.1 MHz AT –16 dBFS)





Figure 11.



Submit Documentation Feedback



TYPICAL CHARACTERISTICS (continued)

Typical plots at $T_A = 25^{\circ}$ C, sampling rate = 500 MSPS, 50% clock duty cycle, AVDD5 = 5 V, AVDD3 = 3.3 V, DVDD3 = 3.3 V, and 3-V_{PP} differential clock, (unless otherwise noted)





Figure 17.

Figure 16.



TYPICAL CHARACTERISTICS (continued)






SFDR SNR VS CLOCK LEVEL VS CLOCK LEVEL 80 66.0 SFDR – Spurious-Free Dynamic Range – dBc 79 $f_{IN} = 100 \text{ MHz}$ $f_{IN} = 100 \text{ MHz}$ 65.5 SNR – Signal-to-Noise Ratio – dBFS 78 65.0 f_{IN} = 300 MHz 77 f_{IN} = 300 MHz 64.5 76 75 64.0 74 63.5 73 63.0 72 f_S = 500 MSPS f_S = 500 MSPS 71 62.5 0 1 2 3 0 1 2 3 4 4 5 5 Clock Amplitude – V_{P-P} Clock Amplitude – V_{P-P} G022 G023 Figure 22. Figure 23. SFDR SNR VS CLOCK COMMON MODE VS CLOCK COMMON MODE 85 66 $f_{IN} = 100 \text{ MHz}$ SFDR – Spurious-Free Dynamic Range – dBc SNR – Signal-to-Noise Ratio – dBFS 65 f_{IN} = 100 MHz 80 f_{IN} = 300 MHz f_{IN} = 300 MHz 64 75 63 70 62 65 61 f_S = 500 MSPS f_S = 500 MSPS 60 60 2 2 3 4 1 3 0 1 5 0 4 5 Clock Common Mode - V Clock Common Mode – V G024 G025 Figure 24. Figure 25.

TYPICAL CHARACTERISTICS (continued)




TYPICAL CHARACTERISTICS (continued)





TYPICAL CHARACTERISTICS (continued)





TYPICAL CHARACTERISTICS (continued)

Typical plots at $T_A = 25^{\circ}C$, sampling rate = 500 MSPS, 50% clock duty cycle, AVDD5 = 5 V, AVDD3 = 3.3 V, DVDD3 = 3.3 V, and 3-V_{PP} differential clock, (unless otherwise noted)





Figure 34.



SFDR vs INPUT FREQUENCY AND SAMPLING FREQUENCY

Figure 35.



APPLICATION INFORMATION

Theory of Operation

The ADS5463 is a 12-bit, 500-MSPS, monolithic-pipeline, analog-to-digital converter. Its bipolar analog core operates from 5-V and 3.3-V supplies, while the output uses a 3.3-V supply to provide LVDS-compatible outputs. The conversion process is initiated by the rising edge of the external input clock. At that instant, the differential input signal is captured by the input track-and-hold (T&H), and the input sample is sequentially converted by a series of lower resolution stages, with the outputs combined in a digital correction logic block. Both the rising and the falling clock edges are used to propagate the sample through the pipeline every half clock cycle. This process results in a data latency of 3.5 clock cycles, after which the output data is available as a 12-bit parallel word, coded in offset binary format.


Input Configuration


The analog input for the ADS5463 consists of an analog pseudodifferential buffer followed by a bipolar transistor track-and-hold. The analog buffer isolates the source driving the input of the ADC from any internal switching. The input common mode is set internally through a 500- Ω resistor connected from 2.4 V to each of the inputs. This results in a differential input impedance of 1 k Ω .

For a full-scale differential input, each of the differential lines of the input signal (pins 16 and 17) swings symmetrically between 2.4 V + 0.55 V and 2.4 V – 0.55 V. This means that each input has a maximum signal swing of 1.1 Vpp for a total differential input signal swing of 2.2 Vpp. The maximum swing is determined by the internal reference voltage generator, eliminating the need for any external circuitry for this purpose.

The ADS5463 obtains optimum performance when the analog inputs are driven differentially. The circuit in Figure 36 shows one possible configuration using an RF transformer with termination either on the primary or on the secondary of the transformer. In addition, the evaluation module is configured with two back-to-back transformers, which also demonstrates good performance. If voltage gain is required, a step-up transformer can be used.


Besides the transformer configurations, Texas Instruments offers a wide selection of single-ended operational amplifiers that can be selected depending on the application. An RF gain-block amplifier, such as Texas Instruments' THS9001, can also be used for high-input-frequency applications. For large voltage gains at intermediate-frequencies in the 50-MHz–500-MHz range, the configuration shown in Figure 37 can be used. The component values can be tuned for different intermediate frequencies. The example shown is located on the evaluation module and is tuned for an IF of 170 MHz. More information regarding this configuration can be found in the *ADS5463 EVM User Guide* (SLAU194) and the *THS9001 50 MHz to 350 MHz Cascadeable Amplifier* data sheet (SLOS426).







Application Information (continued)








Figure 38. Using the THS4509 With the ADS5463

For applications requiring dc-coupling with the signal source, a differential input/differential output amplifier like the THS4509 (see Figure 38) is a good solution, as it minimizes board space and reduces the number of components.


In this configuration, the THS4509 amplifier circuit provides 10 dB of gain, converts the single-ended input to differential, and sets the proper input common-mode voltage to the ADS5463. The 50- Ω resistors and 18-pF capacitor between the THS4509 outputs and ADS5463 inputs (along with the input capacitance of the ADC) limit the bandwidth of the signal to about 70 MHz (-3 dB). Input termination is accomplished via the 78.9- Ω resistor and 0.22- μ F capacitor to ground, in conjunction with the input impedance of the amplifier circuit. A 0.22- μ F capacitor and 49.9- Ω resistor are inserted to ground across the 78.9- Ω resistor and 0.22- μ F capacitor on the alternate input to balance the circuit. Gain is a function of the source impedance, termination, and 348- Ω feedback resistor. See the THS4509 data sheet for further component values to set proper 50- Ω termination for other common gains. Because the ADS5463 recommended input common-mode voltage is 2.4 V, the THS4509 is operated from a single power supply input with V S+ = 5 V and V S- = 0 V (ground). This maintains maximum headroom on the internal transistors of the THS4509.

Clock Inputs

The ADS5463 clock input can be driven with either a differential clock signal or a single-ended clock input, with little or no difference in performance between both configurations. In low-input-frequency applications, where jitter may not be a big concern, the use of a single-ended clock (see Figure 39) could save some cost and board space without any trade-off in performance. When clocked with this configuration, it is best to connect \overline{CLK} to ground with a 0.01- μ F capacitor, while CLK is ac-coupled with a 0.01- μ F capacitor to the clock source, as shown in Figure 39.



Application Information (continued)








Figure 40. Differential Clock

For jitter-sensitive applications, the use of a differential clock has some advantages (as with any other ADC) at the system level. The differential clock allows for common-mode noise rejection at the PCB level. With a differential clock, the signal-to-noise ratio of the ADC is better for high intermediate frequency applications because the board clock jitter is superior.

A differential clock also allows for the use of bigger clock amplitudes without exceeding the absolute maximum ratings. In the case of a sinusoidal clock, this results in higher slew rates and reduces the impact of clock noise on jitter. Figure 40 shows this approach. See *Clocking High Speed Data Converters* (SLYT075) for more details.

The common-mode voltage of the clock inputs is set internally to 2.4 V using internal $1-k\Omega$ resistors. It is recommended to use ac coupling, but if this scheme is not possible due to, for instance, asynchronous clocking, the ADS5463 features good tolerance to clock common-mode variation (see Figure 24 and Figure 25). Additionally, the internal ADC core uses both edges of the clock for the conversion process. Ideally, a 50% duty-cycle clock signal should be provided.

Digital Outputs

The ADC provides 12 data outputs (D11 to D0, with D11 being the MSB and D0 the LSB), a data-ready signal (DRY), and an overrange indicator (OVR) that equals a logic high when the output reaches the full-scale limits. The output format is offset binary. It is recommended to use the DRY signal to capture the output data of the ADS5463. DRY is source-synchronous to the DATA/OVR bits and operates at the same frequency, creating a half-rate DDR interface that updates data on both the rising and falling edges of DRY. The ADS5463 digital outputs are LVDS-compatible. Due to the high data rates, care should be taken not to overload the digital outputs with too much capacitance, which shortens the data-valid timing window. The values given for timing were obtained with a measured 14-pF parasitic board capacitance to ground on each LVDS line (or 7-pF differential parasitic capacitance).

Application Information (continued)

Power Supplies

The use of low-noise power supplies with adequate decoupling is recommended. Linear supplies are the preferred choice versus switched ones, which tend to generate more noise components that can be coupled to the ADS5463. The ADS5463 uses three power supplies. For the analog portion of the design, a 5-V and 3.3-V AVDD is used, while the digital portion uses a 3.3-V supply (DVDD). All the ground pins are marked as GND, although analog and digital grounds are not tied together inside the package. The PSRR value and plot given were obtained by calibrating out the effect of the supply decoupling capacitors. With the decoupling capacitors in place, the board-level PSRR is actually much higher than the stated value for the ADC.

Layout Information

The evaluation board represents a good guideline of how to lay out the board to obtain the maximum performance from the ADS5463. General design rules, such as the use of multilayer boards, single ground plane for ADC ground connections, and local decoupling ceramic chip capacitors, should be applied. The input traces should be isolated from any external source of interference or noise, including the digital outputs as well as the clock traces. The clock signal traces should also be isolated from other signals, especially in applications where low jitter is required like high IF sampling. Besides performance-oriented rules, care must be taken when considering the heat dissipation of the device. The thermal heat sink should be soldered to the board as described in the *PowerPad Package* section. See *ADS5463 EVM User Guide* (SLAU194) on the TI Web site for the evaluation board schematic.

PowerPAD Package

The PowerPAD package is a thermally enhanced standard-size IC package designed to eliminate the use of bulky heatsinks and slugs traditionally used in thermal packages. This package can be easily mounted using standard printed circuit board (PCB) assembly techniques, and can be removed and replaced using standard repair procedures.

The PowerPAD package is designed so that the leadframe die pad (or thermal pad) is exposed on the bottom of the IC. This provides an extremely low thermal resistance path between the die and the exterior of the package. The thermal pad on the bottom of the IC can then be soldered directly to the printed circuit board (PCB), using the PCB as a heatsink.

Assembly Process

- 1. Prepare the PCB top-side etch pattern including etch for the leads as well as the thermal pad as illustrated in the Mechanical Data section.
- 2. Place a 6-by-6 array of thermal vias in the thermal pad area. These holes should be 13 mils in diameter. The small size prevents wicking of the solder through the holes.
- 3. It is recommended to place a small number of 25-mil-diameter holes under the package, but outside the thermal pad area, to provide an additional heat path.
- 4. Connect all holes (both those inside and outside the thermal pad area) to an internal copper plane (such as a ground plane).
- 5. Do not use the typical web or spoke via-connection pattern when connecting the thermal vias to the ground plane. The spoke pattern increases the thermal resistance to the ground plane.
- 6. The top-side solder mask should leave exposed the terminals of the package and the thermal pad area.
- 7. Cover the entire bottom side of the PowerPAD vias to prevent solder wicking.
- 8. Apply solder paste to the exposed thermal pad area and all of the package terminals.

For more detailed information regarding the PowerPAD package and its thermal properties, see either the *PowerPAD Made Easy* application brief (SLMA004) or the *PowerPAD Thermally Enhanced Package* application report (SLMA002).

SLAS515-NOVEMBER 2006

DEFINITION OF SPECIFICATIONS

Analog Bandwidth

The analog input frequency at which the power of the fundamental is reduced by 3 dB with respect to the low-frequency value

Aperture Delay

The delay in time between the rising edge of the input sampling clock and the actual time at which the sampling occurs

Aperture Uncertainty (Jitter)

The sample-to-sample variation in aperture delay

Clock Pulse Duration/Duty Cycle

The duty cycle of a clock signal is the ratio of the time the clock signal remains at a logic high (clock pulse duration) to the period of the clock signal, expressed as a percentage.

Differential Nonlinearity (DNL)

An ideal ADC exhibits code transitions at analog input values spaced exactly 1 LSB apart. DNL is the deviation of any single step from this ideal value, measured in units of LSB.

Common-Mode Rejection Ratio (CMRR)

CMRR measures the ability to reject signals that are presented to both analog inputs simultaneously. The injected common-mode frequency level is translated into dBFS, the spur in the output FFT is measured in dBFS, and the difference is the CMRR in dB.

Effective Number of Bits (ENOB)

ENOB is a measure in units of bits of a converter's performance as compared to the theoretical limit based on quantization noise

ENOB = (SINAD - 1.76)/6.02

Gain Error

Gain error is the deviation of the ADC actual input full-scale range from its ideal value, given as a percentage of the ideal input full-scale range.

Integral Nonlinearity (INL)

INL is the deviation of the ADC transfer function from a best-fit line determined by a least-squares curve fit of that transfer function. The INL at each analog input value is the difference between the actual transfer function and this best-fit line, measured in units of LSB.

Offset Error

Offset error is the deviation of output code from mid-code when both inputs are tied to common-mode.

Power-Supply Rejection Ratio (PSRR)

PSRR is a measure of the ability to reject frequencies present on the power supply. The injected frequency level is translated into dBFS, the spur in the output FFT is measured in dBFS, and the difference is the PSRR in dB. The measurement calibrates out the benefit of the board supply decoupling capacitors.

Signal-to-Noise Ratio (SNR)

SNR is the ratio of the power of the fundamental (P_S) to the noise floor power (P_N), excluding the power at dc and in the first five harmonics.

$$SNR = 10\log_{10} \frac{P_S}{P_N}$$
(2)

SNR is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full scale) when the power of the fundamental is extrapolated to the converter's full-scale range.

Signal-to-Noise and Distortion (SINAD)

SINAD is the ratio of the power of the fundamental (P_S) to the power of all the other spectral components including noise (P_N) and distortion (P_D) , but excluding dc.

$$SINAD = 10\log_{10} \frac{P_S}{P_N + P_D}$$
(3)

SINAD is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full scale) when the power of the fundamental is extrapolated to the converter's full-scale range.

Temperature Drift

Temperature drift (with respect to gain error and offset error) specifies the change from the value at the nominal temperature to the value at T_{MIN} or T_{MAX} . It is computed as the maximum variation the parameters over the whole temperature range divided by $T_{MIN} - T_{MAX}$.

Total Harmonic Distortion (THD)

THD is the ratio of the power of the fundamental (P_S) to the power of the first five harmonics (P_D).

$$THD = 10\log_{10} \frac{P_S}{P_D}$$
(4)

THD is typically given in units of dBc (dB to carrier).

Two-Tone Intermodulation Distortion (IMD3)

IMD3 is the ratio of the power of the fundamental (at frequencies f_1 , f_2) to the power of the worst spectral component at either frequency $2f_1 - f_2$ or $2f_2 - f_1$). IMD3 is given in units of either dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full scale) when the power of the fundamental is extrapolated to the converter's full-scale range.





11-Dec-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
ADS5463IPFP	ACTIVE	HTQFP	PFP	80	96	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS5463IPFPG4	ACTIVE	HTQFP	PFP	80	96	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS5463IPFPR	ACTIVE	HTQFP	PFP	80	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS5463IPFPRG4	ACTIVE	HTQFP	PFP	80	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PFP (S-PQFP-G80)

PowerPAD[™] PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion

D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.

E. Falls within JEDEC MS-026



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Post Office Box 655303 Dallas, Texas 75265

Texas Instruments

Copyright © 2006, Texas Instruments Incorporated