

FEATURES

- Meets or Exceeds the Requirements of ANSI TIA/EIA-422-B and ITU
- Operates From a Single 5-V Supply
- TTL Compatible
- Complementary Outputs
- High Output Impedance in Power-Off Conditions
- Complementary Output-Enable Inputs


DESCRIPTION/ORDERING INFORMATION

The AM26LS31 is a quadruple complementary-output line driver designed to meet the requirements of ANSI and TIA/EIA-422-B ITU (formerly CCITT) Recommendation V.11. The 3-state outputs have high-current capability for driving balanced lines such as twisted-pair or parallel-wire transmission lines, and they are in the high-impedance state in the power-off condition. The enable function is common to all four drivers and offers the choice of an active-high or active-low enable (G, \overline{G}) input. Low-power Schottky circuitry reduces power consumption without sacrificing speed.



捷多邦,专业PCB打样工厂,24小时加急出货 AM26LS31C, AM26LS31M QUADRUPLE DIFFERENTIAL LINE DRIVER

SLLS114I-JANUARY 1979-REVISED FEBRUARY 2006



ORDERING INFORMATION

T _A	F		ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	PDIP – N	Tube	AM26LS31CN	AM26LS31CN		
		Tube	Tube AM26LS31CD			
0°C to 70°C	SOIC - D	Tape and reel	AM26LS31CDR	AM26LS31C		
	SOP – NS	Tape and reel	AM26LS31CNSR	26LS31		
	SSOP – DB	Tape and reel	AM26LS31CDBR	SA31C		
and the second sec	CDIP – J	Tube	AM26LS31MJB	AM26LS31MJB		
–55°C to 125°C	LCCC – FK	Tube	AM26LS31MFKB	AM26LS31MFKB		
	CFP – W	Tube	AM26LS31MWB	AM26LS31MWB		

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


SLLS114I-JANUARY 1979-REVISED FEBRUARY 2006

FUNCTION TABLE⁽¹⁾ (EACH DRIVER)

INPUT	ENA	BLES	OUTPUTS		
Α	G G		Y	Ζ	
Н	Н	Х	Н	L	
L	н	Х	L	Н	
н	Х	L	н	L	
L	Х	L	L	Н	
Х	L	Н	Z	Z	


(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off)

LOGIC DIAGRAM (POSITIVE LOGIC)





SLLS114I-JANUARY 1979-REVISED FEBRUARY 2006



All resistor values are nominal.

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage ⁽²⁾		7	V	
VI	Input voltage		7	V	
	Output off-state voltage			5.5	V
0		D package			
	Declarse thermal immediates (3)	DB package		82	°C/W
θ_{JA}	Package thermal impedance ⁽³⁾	N package		67	-C/W
		NS package		64	
	Lead temperature 1,6 mm (1/16 in) from case for 10 s			260	°C
	Lead temperature 1,6 mm (1/16 in) from case for 60 s	J package		300	°C
T _{stg}	Storage temperature range	·	-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential output voltage V_{OD} , are with respect to network GND.

(3) The package thermal impedance is calculated in accordance with JESD 51-7.



SLLS114I-JANUARY 1979-REVISED FEBRUARY 2006

Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V _{CC} Supply voltage	- Supply veltage	AM26LS31C	4.75	5	5.25	N/
	Supply voltage	AM26LS31M	4.5	5	5.5	V
VIH	/IH High-level input voltage					V
VIL	Low-level input voltage				0.8	V
I _{OH}	High-level output current	igh-level output current				mA
I _{OL}	Low-level output current				20	mA
T _A	Operating free air temperature	AM26LS31C	0		70	°C
	Operating free-air temperature	AM26LS31M	-55		125	U

Electrical Characteristics⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TES	ST CONDITIONS	MIN	TYP ⁽²⁾	MAX	UNIT
V _{IK}	Input clamp voltage	$V_{CC} = MIN,$	I _I = -18 mA			-1.5	V
V _{OH}	High-level output voltage	$V_{CC} = MIN,$	I _{OH} = -20 mA	2.5			V
V _{OL}	Low-level output voltage	$V_{CC} = MIN,$	I _{OL} = 20 mA			0.5	V
	Off-state (high-impedance-state)		$V_{O} = 0.5 V$			-20	
IOZ	output current	$V_{CC} = MIN,$	V _O = 2.5 V			20	μA
I _I	Input current at maximum input voltage	$V_{CC} = MAX,$	V ₁ = 7 V			0.1	mA
I _{IH}	High-level input current	$V_{CC} = MAX,$	V _I = 2.7 V			20	μΑ
IIL	Low-level input current	$V_{CC} = MAX,$	V _I = 0.4 V			-0.36	mA
I _{OS}	Short-circuit output current ⁽³⁾	$V_{CC} = MAX$		-30		-150	mA
I _{CC}	Supply current	$V_{CC} = MAX,$	All outputs disabled		32	80	mA

(1) For C-suffix devices, V_{CC} min = 4.75 V and V_{CC} max = 5.25 V. For M-suffix devices, V_{CC} min = 4.5 V and V_{CC} max = 5.5 V. (2) All typical values are at V_{CC} = 5 V and T_A = 25°C. (3) Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.


Switching Characteristics


 $V_{CC} = 5 V$ (see Figure 1)

PARAMETER		TEST	TEST CONDITIONS		T _A = 25°C			AM26LS31M	
		TEST			TYP	MAX	MIN	MAX	UNIT
t _{PLH}	Propagation delay time, low- to high-level output	0 20 -5			14	20		30	
t _{PHL}	Propagation delay time, high- to low-level output	$-C_{L} = 30 \text{ pr},$	S1 and S2 open		14	20		30	ns
t _{PZH}	Output enable time to high level	0 00 - 5	R _L = 75 Ω		25	40		60	
t _{PZL}	Output enable time to low level	– C _L = 30 pF	R _L = 180 Ω		37	45		68	ns
t _{PHZ}	Output disable time from high level	0 10 5			21	30		45	20
t _{PLZ}	Output disable time from low level	$C_{L} = 10 \text{ pF},$	S1 and S2 closed		23	35		53	ns
t _{SKEW}	Output-to-output skew	$C_{L} = 30 \text{ pF},$	S1 and S2 open		1	6		9	ns



SLLS114I-JANUARY 1979-REVISED FEBRUARY 2006





ENABLE AND DISABLE TIME WAVEFORMS


NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_Q \approx 50 Ω , t_f \leq 15 ns, t_f \leq 6 ns.
- C. When measuring propagation delay times and skew, switches S1 and S2 are open.
- D. Each enable is tested separately.
- E. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.

Figure 1. Test Circuit and Voltage Waveforms

SLLS114I-JANUARY 1979-REVISED FEBRUARY 2006






TYPICAL CHARACTERISTICS

A. The A input is connected to V_{CC} during testing of the Y outputs and to ground during testing of the Z outputs.

B. The A input is connected to ground during testing of the Y outputs and to V_{CC} during testing of the Z outputs.



SLLS114I-JANUARY 1979-REVISED FEBRUARY 2006




A. The A input is connected to V_{CC} during testing of the Y outputs and to ground during testing of the Z outputs.

B. The A input is connected to ground during testing of the Y outputs and to V_{CC} during testing of the Z outputs.

SLLS114I-JANUARY 1979-REVISED FEBRUARY 2006





TYPICAL CHARACTERISTICS (continued)

Submit Documentation Feedback



PACKAGE OPTION ADDENDUM

7-Aug-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
5962-7802301M2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
5962-7802301MEA	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
5962-7802301MFA	ACTIVE	CFP	W	16	1	TBD	A42 SNPB	N / A for Pkg Type
AM26LS31CD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
AM26LS31CDBR	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
AM26LS31CDBRE4	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
AM26LS31CDE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
AM26LS31CDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
AM26LS31CDRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
AM26LS31CN	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
AM26LS31CNE4	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
AM26LS31CNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
AM26LS31CNSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
AM26LS31MFKB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
AM26LS31MJB	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
AM26LS31MWB	ACTIVE	CFP	W	16	1	TBD	A42 SNPB	N / A for Pkg Type

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the



PACKAGE OPTION ADDENDUM

7-Aug-2006

accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

J (R-GDIP-T**) 14 LEADS SHOWN

PINS ** 14 16 20 18 DIM 0.300 0.300 0.300 0.300 В Α (7,62) (7,62) (7,62) (7,62) BSC BSC BSC BSC 14 8 0.785 .840 0.960 1.060 B MAX (19, 94)(21, 34)(24, 38)(26, 92)B MIN С 0.300 0.300 0.310 0.300 C MAX (7, 62)(7, 62)(7, 87)(7, 62)7 0.245 0.245 0.220 0.245 0.065 (1,65) C MIN (6, 22)(6,22) (5, 59)(6,22) 0.045 (1,14) 0.060 (1,52) ← 0.005 (0,13) MIN Α 0.015 (0,38) 0.200 (5,08) MAX Seating Plane 0.130 (3,30) MIN 0.026 (0,66) 0.014 (0,36) 0'-15' 0.100 (2,54) 0.014 (0,36) 0.008 (0,20) 4040083/F 03/03

CERAMIC DUAL IN-LINE PACKAGE

NOTES: A. All linear dimensions are in inches (millimeters).


B. This drawing is subject to change without notice.

- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.

E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



NOTES:

: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F16 and JEDEC MO-092AC




MECHANICAL DATA

MLCC006B - OCTOBER 1996

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


🖄 Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE




Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.

Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.

E. Reference JEDEC MS-012 variation AC.





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.




MECHANICAL DATA

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

PLASTIC SMALL-OUTLINE





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Post Office Box 655303 Dallas, Texas 75265

Texas Instruments

Copyright © 2006, Texas Instruments Incorporated