



# Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

ngs (Note 1)	Operating Conditions					
ces are required,		Min	Max	Units		
iconductor Sales	Supply Voltage, V <sub>CC</sub>					
d specifications.	DS7800	4.5	5.5	V		
7.0V	DS8800	4.75	5.25	V		
-30V	Temperature (T <sub>A</sub> )					
30V	DS7800	-55	+ 125	°C		
501	DS8800	0	+70	°C		
40V						
5.5V						
-65°C to +150°C						

Metal Can (TO-5) Package \*Derate metal can package 4.6 mW/°C above 25°C.

Lead Temperature (Soldering, 4 seconds)

Maximum Power Dissipation\* at 25°C

V<sub>CC</sub> Supply Voltage V2 Supply Voltage V3 Supply Voltage V3–V2 Voltage Differential

Input Voltage Storage Temperature

#### Electrical Characteristics (Notes 2 and 3)

Symbol	Parameter	Conditions		Min	Typ (Note 6)	Max	Units
V <sub>IH</sub>	Logical "1" Input Voltage	V <sub>CC</sub> = Min		2.0			V
VIL	Logical "0" Input Voltage	V <sub>CC</sub> = Min				0.8	V
Чн	Logical "1" Input Current	V <sub>CC</sub> = Max	$V_{IN} = 2.4V$			5	μΑ
			$V_{IN} = 5.5V$			. 1	mA
IIL	Logical "0" Input Current	$V_{CC} = Max, V_{IN} = 0.4V$			-0.2	-0.4	mA
IOL	Output Sink Current	$V_{CC} = Min, V_{IN} = 2V,$	DS7800	1.6			mA
		V3 Open	DS8800	2.3			mA
I <sub>OH</sub>	Output Leakage Voltage	$V_{CC}=$ Max, $V_{\text{IN}}=$ 0.8V (Notes 4 and 7)				10	μΑ
R <sub>O</sub>	Output Collector Resistor	$T_A = 25^{\circ}C$		11.5	16.0	20.0	kΩ
V <sub>OL</sub>	Logical "0" Output Voltage	$V_{CC} = Min, V_{IN} = 2.0V$ (Note 7)				V <sub>2</sub> + 2.0	V
ICC(MAX)	Power Supply Current Output "ON" Per Gate	$V_{CC} = Max, V_{IN} = 4.5V$ (Note 5)			0.85	1.6	mA
ICC(MIN)	Power Supply Current Output "OFF" Per Gate	$V_{CC} = Max, V_{IN} = 0V$ (Note	5)		0.22	0.41	mA

260°C

690 mW

# Switching Characteristics $T_A = 25^{\circ}C$ , nominal power supplies unless otherwise noted

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>pd0</sub>	Transition Time to Logical "0" Output	$T_A = 25^{\circ}C, C = 15 \text{ pF}$ (Note 8)	25	70	125	ns
t <sub>pd1</sub>	Transition Time to Logical "1" Output	$T_A = 25^{\circ}C, C = 15  pF$ (Note 9)	25	62	125	ns

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature range for the DS7800 and across the  $0^{\circ}$ C to  $+70^{\circ}$ C range for the DS8800.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 4: Current measured is drawn from  $\mathsf{V}_3$  supply.

Note 5: Current measured is drawn from  $V_{CC}$  supply.

Note 6: All typical values are measured at  $T_A$  = 25°C with  $V_{CC}$  = 5.0V,  $V_2$  =  $-22V,\,V_3$  = +8V.

Note 7: Specification applies for all allowable values of  $\mathsf{V}_2$  and  $\mathsf{V}_3.$ 

Note 8: Measured from 1.5V on input to 50% level on output.

Note 9: Measured from 1.5V on input to logic "0" voltage, plus 1V.

#### **Theory of Operation**

The two input diodes perform the AND function on TTL input voltage levels. When at least one input voltage is a logical "0", current from V<sub>CC</sub> (nominally 5.0V) passes through R<sub>1</sub> and out the input(s) which is at the low voltage. Other than small leakage currents, this current drawn from V<sub>CC</sub> through the 20 kΩ resistor is the only source of power dissipation in the logical "1" output state.

When both inputs are at logical "1" levels, current passes through  $R_1$  and diverts to transistor  $Q_1$ , turning it on and thus pulling current through  $R_2$ . Current is then supplied to the PNP transistor,  $Q_2$ . The voltage losses caused by current through  $Q_1$ ,  $D_3$ , and  $Q_2$  necessitate that node P reach a voltage sufficient to overcome these losses before current begins to flow. To achieve this voltage at node P, the inputs must be raised to a voltage level which is one diode potential lower than node P. Since these levels are exactly the same as those experienced with conventional TTL, the interfacing with these types of circuits is achieved.

Transistor  $Q_2$  provides "constant current switching" to the output due to the common base connection of  $Q_2$ . When at least one input is at the logical "0" level, no current is delivered to  $Q_2$ ; so that its collector supplies essentially zero current to the output stage. But when both inputs are raised to a logical "1" level current is supplied to  $Q_2$ .

# Selecting Power Supply Voltage

The graph shows the boundary conditions which must be used for proper operation of the unit. The range of operation for power supply V<sub>2</sub> is shown on the X axis. It must be between -25V and -8V. The allowable range for power supply V<sub>3</sub> is governed by supply V<sub>2</sub>. With a value chosen for V<sub>2</sub>, V<sub>3</sub> may be selected as any value along a vertical line passing through the V<sub>2</sub> value and terminated by the boundaries of the operating region. A voltage difference between power supplies of at least 5V should be maintained for adequate signal swing.





TL/F/5827-5





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.