



HMC564LC4

GaAs SMT PHEMT LOW NOISE AMPLIFIER, 7 - 14 GHz

Typical Applications


The HMC564LC4 is ideal for use as a LNA or driver amplifier for:

- Point-to-Point Radios
- Point-to-Multi-Point Radios & VSAT
- Test Equipment and Sensors
- Military & Space

Features

- Noise Figure: 1.8 dB
- Gain: 17 dB
- OIP3: 25 dBm
- Single Supply: +3V @ 51 mA
- 50 Ohm Matched Input/Output
- RoHS Compliant 4 x 4 mm Package

Functional Diagram



General Description

The HMC564LC4 is a high dynamic range GaAs PHEMT MMIC Low Noise Amplifier housed in a leadless RoHS compliant 4x4mm SMT package. Operating from 7 to 14 GHz, the HMC564LC4 features extremely flat small signal gain of 17 dB as well as 1.8 dB noise figure and +25 dBm output IP3 across the operating band. This self-biased LNA is ideal for microwave radios due to its consistent output power, single +3V supply operation, and DC blocked RF I/O's.

Electrical Specifications, $T_A = +25^\circ C$, $V_{dd1, 2} = +3V$

Parameter	Min.	Typ.	Max.	Units
Frequency Range		7 - 14		GHz
Gain	14	17		dB
Gain Variation Over Temperature		0.02	0.03	dB/°C
Noise Figure		1.8	2.2	dB
Input Return Loss		15		dB
Output Return Loss		14		dB
Output Power for 1 dB Compression (P1dB)	10	13		dBm
Saturated Output Power (P _{sat})		14.5		dBm
Output Third Order Intercept (IP3)		25		dBm
Supply Current (I _{dd})(V _{dd} = +3V)		51	75	mA







HMC564LC4

GaAs SMT PHEMT LOW NOISE AMPLIFIER, 7 - 14 GHz


Broadband Gain & Return Loss




Gain vs. Temperature




Input Return Loss vs. Temperature




Output Return Loss vs. Temperature



Noise Figure vs. Temperature




Output IP3 vs. Temperature






**GaAs SMT PHEMT LOW NOISE
AMPLIFIER, 7 - 14 GHz**


P1dB vs. Temperature




Psat vs. Temperature




Reverse Isolation vs. Temperature



Power Compression @ 8 GHz



**Gain, Power & Noise Figure
vs. Supply Voltage @ 8 GHz**



Absolute Maximum Ratings

Drain Bias Voltage (Vdd1, Vdd2)	+3.5 Vdc
RF Input Power (RFIn) (Vdd = +3.0 Vdc)	+5 dBm
Channel Temperature	175 °C
Continuous Pdiss (T= 85 °C) (derate 12.9 mW/°C above 85 °C)	1.16 W
Thermal Resistance (channel to ground paddle)	77.5 °C/W
Storage Temperature	-65 to +150 °C
Operating Temperature	-40 to +85 °C

Typical Supply Current vs. Vdd


Vdd (Vdc)	Idd (mA)
2.5	49
3.0	51
3.5	53

Note: Amplifier will operate over full voltage ranges shown above.



ELECTROSTATIC SENSITIVE DEVICE
OBSERVE HANDLING PRECAUTIONS

Outline Drawing







NOTES:

1. PACKAGE BODY MATERIAL: ALUMINA.
2. LEAD AND GROUND PADDLE PLATING: GOLD FLASH OVER NICKEL.
3. DIMENSIONS ARE IN INCHES (MILLIMETERS).
4. LEAD SPACING TOLERANCE IS NON-CUMULATIVE.
5. PACKAGE WARP SHALL NOT EXCEED 0.05MM DATUM $\boxed{-C-}$
6. ALL GROUND LEADS AND GROUND PADDLE MUST BE SOLDERED TO PCB RF GROUND.




Pin Descriptions


Pin Number	Function	Description	Interface Schematic
1, 5-8, 9 -14, 18, 20, 21, 22, 24	N/C	No connection required. These pins may be connected to RF/DC ground without affecting performance.	
2, 4, 15, 17	GND	Package bottom has an exposed metal paddle that must also be connected to RF/DC ground.	
3	RFIN	This pin is AC coupled and matched to 50 Ohms.	
16	RFOUT	This pin is AC coupled and matched to 50 Ohms.	
23, 19	Vdd1, Vdd2	Power Supply Voltage for the amplifier. External bypass capacitors of 100 pF, 1000pF, and 2.2 μF are required.	

Application Circuit

Component	Value
C1, C2	100 pF
C5, C6	2.2 μF



Evaluation PCB



List of Material for Evaluation PCB 116156 [1]

Item	Description
J1, J2	2.92 mm PC mount SMA
J3 - J7	DC Pin
C1 - C2	100 pF capacitor, 0402 pkg.
C3 - C4	2.2μF Capacitor, Tantalum
U1	HMC564LC4 Amplifier
PCB [2]	108535 Evaluation PCB

[1] Reference this number when ordering complete evaluation PCB

[2] Circuit Board Material: Rogers 4350.

The circuit board used in this application should use RF circuit design techniques. Signal lines should have 50 ohm impedance while the package ground leads and exposed paddle should be connected directly to the ground plane similar to that shown. A sufficient number of via holes should be used to connect the top and bottom ground planes. The evaluation board should be mounted to an appropriate heat sink. The evaluation circuit board shown is available from Hittite upon request.