

TPS51220

SLVS785-OCTOBER 2007

Fixed Frequency, 99% Duty Cycle Peak Current Mode Notebook System Power Controller

FEATURES

- Input Voltage Range: 4.5V to 28V
- Output Voltage Range: 1V to 12V
- Selectable Light Load Operation (Continuous / Auto Skip / Out-Of-Audio™ Skip)
- Programmable Droop Compensation
- Voltage Servo Adjustable Soft Start
- 200kHz to 1MHz Fixed Frequency PWM
- Selectable Current/D-CAP™ Mode Architecture
- 180° Phase Shift Between Channels
- Resistor or Inductor DCR Current Sensing

- Powergood Output for Each Channel
- OCL/OVP/UVP/UVLO Protections (OVP Disable Option)
- Thermal Shutdown (Non-Latch)
- Output Discharge Function (Disable Option)
- Integrated Boot Strap MOSFET Switch
- QFN32 (RHB)


APPLICATIONS

- Notebook Computer System and I/O Bus
- Point of Load in LCD TV, MFP

DESCRIPTION

The TPS51220 is a dual synchronous buck regulator controller with 2 LDOs. It is optimized for 5V/3.3V system controller, enabling designers to cost effectively complete 2-cells to 4-cells notebook system power supply. The TPS51220 supports high efficiency, fast transient response and 99% duty cycle operation. It supports supply input voltages ranging from 4.5V to 28V, and output voltages from 1V to 12V. Two types of control schemes can be chosen depending on the application. Peak current mode supports stability operation with lower ESR capacitor and output accuracy. The D-CAP mode supports fast transient response. The high duty (99%) operation and the wide input/output voltage range supports flexible design for small mobile PCs and a wide variety of other applications. The fixed frequency can be adjusted from 200kHz to 1MHz by a resistor, and each channel runs 180° out of phase. The TPS51220 can also synchronize to the external clock, and the interleaving ratio can be adjusted by its duty. The TPS51220 is available in the 32 pin 5x5 QFN package and is specified from -40°C to 85°C.

TYPICAL APPLICATION CIRCUIT



PPlease be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


Out Of-Audio, D-CAP, PowerPAD are trademarks of Texas Instruments.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

FUNCTIONAL BLOCK DIAGRAM



2



ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			VALUE	UNIT
		VIN	-0.3 to 30	V
		VBST1, VBST2	-0.3 to 35	V
		VBST1, VBST2 ⁽³⁾	-0.3 to 7	V
.,	(2)	SW1, SW2	-2 to 30	V
VI	Input voltage range (2)	CSP1, CSP2, CSN1, CSN2	-1 to 13.5	V
		EN, EN1, EN2, VFB1, VFB2, TRIP, SKIPSEL1, SKIPSEL2, FUNC	-0.3 to 7	V
		V5SW	-0.3 to 7	V
		V5SW (to VREG5) ⁽⁴⁾	–7 to 7	V
		DRVH1, DRVH2	-2 to 35	V
		DRVH1, DRVH2 ⁽³⁾	-0.3 to 7	V
V _O	Output voltage range ⁽²⁾	DRVL1, DRVL2, COMP1, COMP2, VREG5, RF, VREF2, PGOOD1, PGOOD2	-0.3 to 7	V
		VREG3	-0.3 to 3.6	V
TJ	Operating junction temper	ature range	-40 to 125	°C
T _{stg}	Storage temperature	Storage temperature		°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) All voltage values are with respect to the network ground terminal unless otherwise noted.
- (3) Voltage values are with respect to the corresponding SW terminal.
- (4) When EN is high and V5SW is grounded, or voltage is applied to V5SW when EN is low.

DISSIPATION RATINGS (2 oz. Trace and Copper Pad with Solder)

PACKAGE	T _A < 25°C	DERATING FACTOR	T _A = 85°C
	POWER RATING	ABOVE T _A = 25°C	POWER RATING
32 pin RHB	2.2 W	23 mW/°C	0.9 W

RECOMMENDED OPERATING CONDITIONS

			MIN	TYP	MAX	UNIT
M	Cupply voltogo	VIN	4.5		28	V
V_{SS}	Supply voltage	V5SW	-0.8		6	
		VBST1, VBST2, DRVH1, DRVH2	-0.1		33	
		DRVH1, DRVH2 (wrt SW1, 2)	-0.1		6	
		SW1, SW2	-1.6		28	
V_{I}	I/O voltage	CSP1, CSP2, CSN1, CSN2	-0.8		13	V
Vo		EN, EN1, EN2, VFB1, VFB2, TRIP, DRVL1, DRVL2, COMP1, COMP2, VREG5, RF, VREF2, PGOOD1, PGOOD2, SKIPSEL1, SKIPSEL2, FUNC	-0.1		6	
		VREG3	-0.1		3.5	
T _A	Operating free-a	Operating free-air temperature			85	°C

ORDERING INFORMATION

T _A	PACKAGE ⁽¹⁾	ORDERABLE PART NUMBER	TRANSPORT MEDIA	QUANTITY
-40°C to 85°C	Plastic Quad Flat Pack	TPS51220RHBT	Tape and Reel	250
-40 0 10 65 0	(32 Pin QFN)	TPS51220RHBR	Tape and Reel	3000

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.



ELECTRICAL CHARACTERISTICS

over operating free-air temperature range, EN = 3.3V, VIN = 12V, V5SW = 5V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS			TYP	MAX	UNIT
SUPPLY CU	RRENT					1	
I _(VINSDN)	VIN shutdown current	VIN shutdown current, $T_A = 25^{\circ}C$, No Load, EN = 0V, V5SW = 0 V			7	15	μΑ
I _(VINSTBY)	VIN Standby Current	VIN shutdown current, $T_A = 25^{\circ}C$, No Lo EN1 = EN2 = V5SW = 0 V	ad,		80	120	μΑ
I _(VBATSTBY)	Vbat Standby Current	Vbat standby current, $T_A = 25^{\circ}C$, No Los SKIPSEL2 = 2V, EN2 = open, EN1 = V5	ad SW = 0V ⁽¹⁾		500		μΑ
I _(V5SW)	V5SW Supply Current	V5SW current, $T_A = 25^{\circ}C$, No Load, $ENx = 5V$, $VFBx = 1.05 V$					mA mA
VREF2 OUT	PUT						
		$I_{(VREF2)} < \pm 10 \mu A, T_A = 25^{\circ}C$		1.98	2.00	2.02	
$V_{(VREF2)}$	VREF2 Output Voltage	I _(VREF2) < ±100 μA, 4.5V < VIN < 25 V		1.97	2.00	2.03	V
VREG3 OUT	PUT	,					
		V5SW = 0 V, I _(VREG3) = 0 mA, T _A = 25°C	;	3.279	3.313	3.347	
$V_{(VREG3)}$	VREG3 Output Voltage	V5SW = 0 V, 0 mA < I _(VREG3) < 10 mA, 5.5 V < VIN < 25 V		3.135	3.300	3.400	V
I _(VREG3)	VREG3 Output Current	VREG3 = 3 V	10	15	20	mA	
VREG5 OUT	PUT						
		V5SW = 0 V, I _(VREG5) = 0 mA, T _A = 25°C		4.99	5.04	5.09	
$V_{(VREG5)}$	VREG5 Output Voltage	V5SW = 0 V, 0 mA < I _(VREG5) < 100 mA, 6 V < VIN < 25 V	4.90	5.03	5.15	V	
		V5SW = 0 V, 0 mA < I _(VREG5) < 100 mA, 5.5 V < VIN < 25 V	4.50	5.03	5.15	V	
	VDEOF Outside Outside	V5SW = 0 V, VREG5 = 4.5 V	100	150	200	^	
I _(VREG5)	VREG5 Output Current	V5SW = 5 V, VREG5 = 4.5 V		200	300	400	mA
M	Constant and There are also	Turning on		4.55	4.7	4.8	V
$V_{(THV5SW)}$	Switchover Threshold	Hysteresis		0.15	0.20	0.25	V
t _{d(V5SW)}	Switchover Delay	Turning on			7.7		ms
R _(V5SW)	5V SW Ron	I _(VREG5) = 100 mA			0.5		Ω
OUTPUT						'	
V	VFB Regulation Voltage	T _A = 25°C, No Load		0.9925	1.000	1.0075	V
$V_{(VFB)}$	Tolerance	$T_A = -40^{\circ}\text{C to }85^{\circ}\text{C}$, No Load		0.990	1.000	1.010	V
I _(VFB)	VFB Input Current	VFBx = 1.05 V, COMPx = 1.8 V, T _A = 25	5°C	-50		50	nA
R _(Dischg)	CSNx Discharge Resistance	ENx = 0 V, CSNx = 0.5 V, T _A = 25°C		20	40	Ω	
VOLTAGE T	RANSCONDUCTANCE AMP	PLIFIER					
Gmv	Gain	T _A = 25°C			500		μS
V_{ID}	Differential Input Voltage Range			-30		30	mV
I _(COMPSINK)	COMP Maximum Sink Current	COMPx = 1.8 V	COMPx = 1.8 V				μΑ
I _(COMPSRC)	COMP Maximum Source Current	COMPx = 1.8 V	COMPx = 1.8 V				μΑ

⁽¹⁾ Specified by design. Detail external condition follows application circuit of Figure 54.



over operating free-air temperature range, EN = 3.3V, VIN = 12V, V5SW = 5V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CURRENT A	AMPLIFIER					
G _C	Gain	TRIP = $0V/2V$, CSN = $5V$, $T_A = 25^{\circ}C^{(2)}$		3.333		
O (Call	TRIP = 3.3V/5V, CSN = 5V, $T_A = 25^{\circ}C^{(2)}$		1.667		
V _{IC}	Common mode Input Voltage Range		0		13	V
V_{ID}	Differential Input Voltage Range	$T_A = 25$ °C	-75		75	mV
POWERGO	OD					
		PG in from lower	92.5%	95%	97.5%	
$V_{(THPG)}$	PG threshold	PG in from higher	102.5%	105%	107.5%	
		PG hysteresis		5%		
I _(PG)	PG sink Current	PGOOD = 0.5 V		5		mΑ
t _(PGDLY)	PGOOD Delay	Delay for PG in	0.8	1	1.2	ms
SOFTSTAR	Т		·			
t _(SSDYL)	Soft Start Delay	Delay for Soft Start, ENx = Hi to SS-ramp starts		140		μs
t _(SS)	Soft Start Time	Internal Soft Start		800		μs
FREQUENC	Y AND DUTY CONTROL		•			
f _(SW)	Switching Frequency	Rf = 330 kΩ	273	303	333	kHz
.,	DE Throphold	Lo to Hi	0.7	1.3	2	V
$V_{(THRF)}$	RF Threshold	Hysteresis		0.2		V
f _(SYNC)	Sync Input Frequency Range ⁽²⁾		200		1000	kHz
t _{ON} min	Minimum On Time	V _(DRVH) = 90% to 10%, No Load		120	150	ns
t _{OFF} min	Minimum Off Time	V _(DRVH) = 10% to 90%, No Load		290	440	ns
	Dood time	DRVH-off to DRVL-on	10	30	50	ns
t _D	Dead time	DRVL-off to DRVH-on	30	40	70	ns
V _(DTH)	DRVH-off threshold	DRVH to GND ⁽²⁾		1		V
V _(DTL)	DRVL-off threshold	DRVL to GND ⁽²⁾		1		V
OUTPUT DE	RIVERS		<u> </u>		'	
	DD) ((1)	Source, V _(VBST-DRVH) = 0.1 V		1.7	5	_
$R_{(DRVH)}$	DRVH resistance	Sink, V _(DRVH-SW) = 0.1 V		1	3	Ω
_	DD1# 1 :	Source, V _(VREG5-DRVL) = 0.1 V		1.3	4	_
$R_{(DRVL)}$	DRVL resistance	ink, V _(DRVL-GND) = 0.1 V		0.7	2	Ω
CURRENT S	SENSE		"			
	Current limit threshold	TRIP = $0V/2V$, $T_A = 25^{\circ}C$	27	31	35	
$V_{(OCL-ULV)}$	(ultra-low voltage)	TRIP = 0V/2V	25	31	37	
	Current limit threshold	TRIP = 3.3V/5V, T _A = 25°C	56	60	64	mV
V _(OCL-LV)	(low voltage)	TRIP = 3.3V/5V	54	60	66	
V _(ZC)	Zero cross detection comparator Offset	0.95V < CSNx < 12.6V	-4	0	4	mV
	Negative current limit	TRIP = 0V/2V, T _A = 25°C	-24	-31	-38	
V _(OCLN-ULV)	threshold (ultra-low voltage)	TRIP = 0V/2V	-22	-31	-40	
	Negative current limit	TRIP = 3.3V/5V, T _A = 25°C	-51	-60	-69	mV
V _(OCLN-LV)	threshold (low voltage)	TRIP = 3.3V/5V	-49	-60	-71	
	. 5.7		1			

⁽²⁾ Specified by design.



over operating free-air temperature range, EN = 3.3V, VIN = 12V, V5SW = 5V (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
UVP, OVP AN	ND UVLO						
$V_{(OVP)}$	OVP Trip Threshold	OVP detect	110%	115%	120%		
t _(OVPDLY)	OVP Prop Delay			1.5		μs	
V _(UVP)	UVP Trip Threshold	UVP detect	65%	70%	73%		
t _(UVPDLY)	UVP Delay		0.8	1	1.2	ms	
\/	VDEE2 UVI O Throobold	Wake up	1.7	1.8	1.9	V	
$V_{(UVREF2)}$	VREF2 UVLO Threshold	Hysteresis	75	100	125	mV	
\/	VREG3 UVLO Threshold	Wake up	3	3.1	3.2	V	
V _(UVREG3)	VKEGS OVLO TITIESTICIO	Hysteresis	0.10	0.15	0.20	V	
\/	VREG5 UVLO Threshold	Wake up	4.1	4.2	4.3	V	
V _(UVREG5)	VREGS UVLO Tilleshold	Hysteresis	0.35	0.40	0.44	V	
INTERFACE A	AND LOGIC THRESHOLD						
\/	CN Throphold	Wake up	0.8	1	1.2	V	
$V_{(EN)}$	EN Threshold	Hysteresis	0.1	0.2	0.3	V	
· · · · · · · · · · · · · · · · · · ·	ENIA/ENIO Throobold	Wake up	0.45	0.50	0.55		
V _(EN12)	EN1/EN2 Threshold	Hysteresis	0.1	0.2	0.3	V	
V _(EN12SS)	EN1/EN2 SS Start Threshold	SS-ramp start threshold at external soft start		1		V	
V _(EN12SSEND)	EN1/EN2 SS End Threshold	SS-End threshold at external soft start (3)		2		V	
I _(EN12)	EN1/EN2 Source Current	VEN1/EN2 = 0V	1.5	2	2.6	μA	
	SKIPSEL1/SKIPSEL2 Setting Voltage	Continuous			1.5	-	
		Auto Skip	1.9		2.1		
V _(SKIPSEL)		OOA Skip (min 1/8 Fsw)	3.2		3.4	V	
		OOA Skip (min 1/16 Fsw)	3.8				
		V _(OCL-ULV) , Discharge ON			1.5		
\ /	TDID Oction Value	V _(OCL-ULV) , Discharge OFF	1.9		2.1		
$V_{(TRIP)}$	TRIP Setting Voltage	V _(OCL-LV) , Discharge OFF	3.2		3.4	V	
		V _(OCL-LV) , Discharge ON	3.8				
		Current mode, OVP enable			1.5		
. ,	FINO 0 " 1/ "	D-CAP mode, OVP disable	1.9		2.1		
V _(FUNC)	FUNC Setting Voltage	D-CAP mode, OVP enable	3.2		3.4	V	
		Current mode, OVP disable	3.8				
		TRIP = 0 V	-1		1		
I _(TRIP)	TRIP Input Current	TRIP =5 V	-1		1	μA	
	01417071 1 0 0	SKIPSELx = 0 V	-1		1		
(SKIPSEL)	SKIPSEL Input Current	SKIPSELx = 5 V	-1		1	μA	
BOOT STRAI	P SW		L				
V _(FBST)	Forward Voltage	$V_{VREG5-VBST}$, $I_F = 10$ mA, $T_A = 25$ °C		0.10	0.20	V	
I _(BSTLK)	VBST Leakage Current	VBST = 30 V, SW = 25 V		0.01	1.5	μA	
THERMAL SI		1	I			-	
		Shutdown temperature ⁽³⁾		150		°C	
$T_{(SDN)}$	Thermal SDN Threshold	Hysteresis (3)		10			
				10			

⁽³⁾ Specified by design.



DEVICE INFORMATION

PINOUT



TERMINAL FUNCTIONS

TERMIN	MINAL I/O		DECORPORTION
NAME	NO.	1/0	DESCRIPTION
DRVH1	1	0	High-side MOSFET gate driver outputs. Source 1.7Ω, sink 1.0Ω, SW-node referenced floating driver. Drive
DRVH2	24	U	voltage corresponds to VBST to SW voltage.
SW2	25	I/O	High-side MOSFET gate driver returns.
SW1	32	1/0	Fight-side MOSFET gate driver retains.
VREG3	22	0	Always alive 3.3V, 10mA Low Dropout Linear Regulator Output. Bypass to (signal) GND with more than 1µF ceramic capacitor. Runs from VIN supply or from VREG5 when it is switched over to V5SW input.
EN1	4		Channel 1 and Channel 2 SMPS Enable Pins. When turning on, apply greater than 0.55V and less than 6V.
EN2	N2 21		Connect to GND to disable. Adjustable soft-start capacitance to be attached here.
PGOOD1	5	0	Power Good window comparator outputs for channel 1 and 2. The applied voltage should be less than 6V,
PGOOD2	OOD2 20		and the recommended pull-up resistance value is from $100k\Omega$ to $1M\Omega$.
SKIPSEL1	6		Skip Mode Selection pin.
SKIPSEL2	19	I	GND: Continuous Conduction Mode VREF2: Auto Skip VREG3: OOA Auto Skip, max 7 skips (suitable for f _{sw} < 400kHz) VREG5: OOA Auto Skip, max 15 skips (suitable for equal to or greater than 400kHz)
CSP1	7		Current sense comparator inputs (+). An RC network with high quality X5R or X7R ceramic capacitor should
CSP2	18 I	I/O	be used to extract voltage drop across DCR. 0.1µF is a good value to start the design. See the current sensing scheme section for more details.
CSN1	8		Current sense comparator inputs (-). See the current sensing scheme section. Used as power supply for the
CSN2	17	I	current sense circuit for 5V or higher output voltage setting. Also, used for output discharge terminal.
VFB1	9		SMPS Voltage Feedback Inputs. Connect the feedback resistors divider, and should be referred to (signal)
VFB2	16	I	GND.
COMP1	10		Loop Compensation Pin for current mode (Error Amplifier Output). Connect R (and C if required) from this
COMP2	15	I	pin to VREF2 for proper loop compensation with current mode operation. Ramp compensation adjustable pin for D-CAP mode, connect R from this pin to VREF2. $10k\Omega$ is a good value to start the design. $6k\Omega$ to $20k\Omega$ can be chosen. See the D-CAP MODE section for more details.
RF	3	I/O	Frequency Setting pin. Connect a frequency setting resistor to (signal) GND. Connect to an external clock for synchronization.




TERMINAL FUNCTIONS (continued)


TERMI	NAL	I/O	DESCRIPTION		
NAME	NO.	1/0	DESCRIPTION		
			Control architecture and OVP function Selection Pin.		
FUNC	11	I	GND: Current mode, OVP enable VREF2: D-CAP mode, OVP disable VREG3: D-CAP mode, OVP enable VREG5: Current mode, OVP disable		
VREF2	13	0	2V Reference Output. Bypass to (signal) GND by 0.22μF ceramic capacitor.		
TRIP	14	I	Overcurrent trip level and discharge mode selection pin. GND: V _(OCL-ULV) , Discharge on VREF2: V _(OCL-ULV) , Discharge off VREG3: V _(OCL-LV) , Discharge off VREG5: V _(OCL-LV) , Discharge on		
EN	12	I	VREF2 and VREG5 Linear Regulators Enable Pin. When turning on, apply greater than 1.2V and less than 6V. Connect to GND to Disable.		
VBST1	31		Supply inputs for high-side NFET driver (boot strap Terminal). Connect a capacitor (0.1µF or greater is		
VBST2	26	I	recommended) from this pin to respective SW terminal. Additional SB diode from VREG5 to this pin is an optional.		
DRVL1	30	0	Low side MOSEET gate driver outputs. Source 1.20 sink 0.70 GND referenced driver		
DRVL2	27	O	Low-side MOSFET gate driver outputs. Source 1.3Ω , sink 0.7Ω , GND referenced driver.		
V5SW	2	- 1	VREG5 switchover power supply input pin.		
VREG5	29	0	5V, 100mA Low Dropout Linear Regulator Output. Bypass to (power) GND using a 10µF ceramic capacitor. Runs from VIN supply. Internally connected to VBST and DRVL. Shuts off with EN. Switches over to V5SW when 4.8V or above is provided.		
VIN	23	I	Supply Input for 5V and 3.3V Linear Regulator. Typically connected to VBAT.		
GND	28		Ground		




TYPICAL CHARACTERISTICS



















12



































t - Time - 1ms/div Figure 33.



t - Time - 100 μs/div Figure 35.



t - Time - 1ms/div Figure 34.



t - Time - 100 $\,\mu \,\text{s/div}$ Figure 36.







Figure 38.





DETAILED DESCRIPTION

ENABLE AND SOFT START

When EN is Low, the TPS51220 is in the shutdown state. The 3.3V LDO only stays alive, and consumes $7\mu A$ (typically). When EN becomes High, the TPS51220 is in the standby state. The 2V reference and the 5V LDO become enable, and consume about $80\mu A$ with no load condition, and are ready to turn on SMPS channels. Each SMPS channel is turned on when ENx becomes High. After ENx is set to high, the TPS51220 begins softstart, and ramps up the output voltage from zero to the target voltage with 0.8 ms. However, if a slower soft-start is required, an external capacitor can be tied from the ENx pin to GND. In this case, the TPS51220 charges the external capacitor with the integrated 2- μA current source. An approximate external soft-start time would be $t_{EX-SS} = C_{EX} / I_{EN12}$, which means the time from ENx = 1V to ENx = 2V. The recommend capacitance is more than 2.2nF.




Figure 40. Enable and Soft-start Timing

EN	EN1	EN2	VREG3	VREF2	VREG5	CH1	CH2
GND	Don't Care	Don't Care	ON	Off	Off	Off	Off
Hi	Lo	Lo	ON	ON	ON	Off	Off
Hi	Hi	Lo	ON	ON	ON	ON	Off
Hi	Lo	Hi	ON	ON	ON	Off	ON
Hi	Hi	Hi	ON	ON	ON	ON	ON

Table 1. Enable Logic States

3.3V, 10mA LDO (VREG3)

A 3.3-V, 10mA, linear regulator is integrated in the TPS51220. This LDO services the some of the analog supply rail for IC and provides a handy standby supply for 3.3-V *Always On* voltage in the notebook system. Apply a 2.2-µF (at least 1-µF), high quality X5R or X7R ceramic capacitor from VREG3 to (signal) GND in adjacent to the IC.

2V, 100µA Sink/ Source Reference (VREF2)

This voltage is used for the reference of the loop compensation network. Apply a 0.22-µF (at least 0.1-µF), high quality X5R or X7R ceramic capacitor from VREF2 to (signal) GND in adjacent to the IC.



5.0V, 100mA LDO (VREG5)

A 5.0-V, 100mA, linear regulator is integrated in the TPS51220. This LDO services the main analog supply rail for IC and provides the current for gate drivers until switch-over function becomes enable. Apply a $10-\mu F$ (at least $4.7-\mu F$), high quality X5R or X7R ceramic capacitor from VREG5 to (power) GND in adjacent to the IC.

VREG5 SWITCHOVER

If the V5SW voltage becomes higher than 4.7V, the internal 5V-LDO is shut off and the VREG5 is shorted to V5SW by an internal MOSFET after an 7.7ms delay. When the V5SW voltage becomes lower than 4.5V, the internal switch is turned off and the internal 5V-LDO resumes immediately.

BASIC PWM OPERATIONS

The main control loop of the SMPS is designed as a fixed frequency, pulse width modulation (PWM) controller. It supports two control schemes; a peak current mode and a proprietary D-CAP mode. Current mode achieves stable operation in any type of capacitors including low ESR capacitor(s) such as ceramic or specialty polymer capacitors. D-CAP mode does not require an external compensation circuit, and is suitable for relatively larger ESR capacitor(s) configuration. These control schemes are selected with FUNC-pin; see Table 4.

CURRENT MODE

The current mode scheme uses the output voltage information and the inductor current information to regulate the output voltage. The output voltage information is sensed by VFBx pin. The signal is compared with the internal 1V reference and the voltage difference is amplified by a transconductance amplifier (VFB-AMP). The inductor current information is sensed by CSPx and CSNx pins. The voltage difference is amplified by another transconductance amplifier (CS-AMP). The output of the VFB-AMP indicates the target peak inductor current. If the output voltage goes down, the TPS51220 increases the target inductor current to raise the output voltage, on the other hand, if the output voltage goes up the TPS51220 decreases the target inductor current to reduce the output voltage.

At the beginning of each clock cycle, the high-side MOSFET is turned on, or becomes 'ON' state. The high-side MOSFET is turned off, or becomes *OFF* state, after the inductor current becomes the target value which is determined by the combination value of the output of the VFB-AMP and a ramp compensation signal. The ramp compensation signal is used to prevent sub-harmonic oscillation of the inductor current control loop. The high-side MOSFET is turned on again at the next clock cycle. By repeating the operation in this manner, the controller regulates the output voltage. The synchronous low-side or the *rectifying* MOSFET is turned on each *OFF* state to keep the conduction loss minimum.

D-CAP™ MODE

With the D-CAP mode operation, the PWM comparator compares VREF2 with the combination value of the COMP voltage, VFB-AMP output, and the ramp compensation signal. When the both signals are equal at the peak of the voltage sense signal, the comparator provides the *OFF* signal to the high-side MOSFET driver. Because the compensation network is implemented on the part and the output waveform itself is used as the error signal, external circuit is simplified. Another advantage is its inherent fast transient response. A trade-off is a sufficient amount of ESR required in the output capacitor. The D-CAP™ mode is suitable for relatively larger output ripple voltage application. The inductor current information is used for the overcurrent protection and light load operation.



PWM FREQUENCY CONTROL

The TPS51220 has a fixed frequency control scheme with 180° phase shift. The switching frequency can be determined by an external resistor which is connected between RF pin and GND, and can be calculated using Equation 1.

$$f_{SW}[kHz] = \frac{1 \times 10^5}{RF[k\Omega]}$$
 (1)

TPS51220 can also synchronize to more than 2.5V amplitude external clock by applying the signal to the RF pin. The set timing of channel-1 initiates at the raising edge (1.3V typ) of the clock and channel-2 initiates at the falling edge (1.1V typ). Therefore, the 50% duty signal makes both channels 180° phase shift.




Figure 41. Switching Frequency vs RF

LIGHT LOAD OPERATION

The TPS51220 automatically reduces switching frequency at light load condition to maintain high efficiency if Auto~Skip or OOA^{TM} mode is selected by SKIPSELx. This reduction of frequency is achieved by skipping pulses. As the output current decreases from heavy load condition, the inductor current is also reduced and eventually comes to the point that its peak touches a predetermined current, $I_{LL(PEAK)}$, which indicates the boundary between heavy load conduction and light load condition. Once the top MOSFET is turned on, the TPS51220 does not allow it to be turned off until it touches $I_{LL(PEAK)}$. This eventually causes an overvoltage condition to the output and pulse skipping. From the next pulse after zero-crossing is detected, $I_{LL(PEAK)}$ is limited by the ramp down signal which starts from 25% of the overcurrent limit setting ($I_{OCL(PEAK)}$: see the current protection session) toward 5% of $I_{OCL(PEAK)}$ over one switching cycle to prevent causing large ripple. The transition load point to the light load operation $I_{LL(DC)}$ can be calculated as follows;

$$I_{LL(DC)} = I_{LL(PEAK)} - 0.5 \times I_{IND(RIPPLE)}$$

$$I_{IND(RIPPLE)} = \frac{1}{L \times f_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}$$
(2)

where f_{SW} is the PWM switching frequency which is determined by RF resistor setting or external clock. Switching frequency versus output current in the light load condition is a function of L, f, V_{IN} and V_{OUT} , but it decreases almost proportional to the output current from the $I_{LL(DC)}$ given above; however, as the switching is synchronized with clock. Due to the synchronization, the switching waveform in boundary load condition (close to $I_{LL(DC)}$) appears as a sub-harmonic oscillation; however, it is the intended operation.



If SKIPSELx is tied to GND, the TPS51220 works on a constant frequency of f_{SW} regardless its load current.




Figure 42. Boundary Between Pulse Skipping and CCM




Figure 43. Inductor Current Limit at Pulse Skipping

- 1/f_{SW}

Table 2. Skip Mode Selection

SKIPSELx	GND	VREF2	VREG3	VREG5
OPERATING MODE	Continuous Conduction	Auto Skip	OOA Skip (max 7 skips, for <400 kHz)	OOA Skip (max 15 skips, for equal to or greater than 400kHz)

OUT OF AUDIO SKIP OPERATION

Out-Of-Audio™ (OOA) light load mode is a unique control feature that keeps the switching frequency above acoustic audible frequencies toward virtually no load condition while maintaining best of the art high conversion efficiency. When OOA is selected, the switching frequency is kept higher than audible frequency range in any load condition. The TPS51220 automatically reduce switching frequency at a light load condition. OOA control circuit monitors the states of both MOSFETs and forces *ON* state if predetermined number of pulses are skipped. This means that the high-side MOSFET is turned on before the output voltage declines down to the target value, so that eventually an overvoltage condition is caused. The OOA control circuit detects this overvoltage condition and begins modulating the skip-mode on time to keep the output voltage.

TPS51220 supports wide switching frequency range; therefore, the OOA skip mode has two selections, see Table 2. When 300kHz switching frequency is selected, max 7 skip (SKIPSEL=3.3V) makes the lowest frequency at 37.5kHz. If max 15 skip is chosen, it becomes 18.8kHz, hence max 7 skip is suitable for less than 400kHz, and max 15 skip is for equal to or greater than 400kHz.



99% DUTY CYCLE OPERATION

In a low dropout condition such as 5V input to 5V output, the basic control loop tries to keep the high-side MOSFET 100% *ON* as a nature. However, with N-MOSFET used for the top switch, it is not possible to use the 100% on cycle to charge the boot strap capacitor. TPS51220 detects the 100% *ON* condition and inserts the *OFF* state at the appropriate time.

HIGH-SIDE DRIVER

The high-side driver is designed to drive high current, low $r_{DS(on)}$ N-channel MOSFET(s). The drive capability is represented by its internal resistance, which is 1.7Ω for VBSTx to DRVHx, and 1Ω for DRVHx to SWx. When configured as a floating driver, 5V bias voltage is delivered from VREG5 supply. The instantaneous drive current is supplied by the flying capacitor between VBSTx and SWx pins. The average drive current is equal to the gate charge at Vgs = 5V times switching frequency. This gate drive current as well as the low-side gate drive current times 5V makes the driving power which needs to be dissipated from TPS51220 package. A dead time to prevent shoot through is internally generated between high-side MOSFET off to low-side MOSFET on, and low-side MOSFET off to high-side MOSFET on.

LOW-SIDE DRIVER

The low-side driver is designed to drive high current low $r_{DS(on)}$ N-channel MOSFET(s). The drive capability is represented by its internal resistance, which are 1.3Ω for VREG5 to DRVLx and 0.7Ω for DRVLx to GND. The 5V bias voltage is delivered from VREG5 supply. The instantaneous drive current is supplied by an input capacitor connected between VREG5 and GND. The average drive current is also calculated by the gate charge at Vgs = 5V times switching frequency.

CURRENT SENSING SCHEME

In order to provide both good accuracy and cost effective solution, the TPS51220 supports external resistor sensing and inductor DCR sensing. An RC network with high quality X5R or X7R ceramic capacitor should be used to extract voltage drop across DCR. $0.1\mu F$ is a good value to start the design. CSPx and CSNx should be connected to positive and negative terminal of the sensing device respectively. TPS51220 has an internal current amplifier. The gain of the current amplifier, Gc, is selected by TRIP terminal. In any setting, the output signal of the current amplifier becomes 100mV at the OCL setting point. This means that the current sensing amplifier normalize the current information signal based on the OCL setting. Attaching a RC network recommended even with a resistor sensing scheme to get an accurate current sensing; see the external parts selection session for detailed configurations.

CURRENT PROTECTION

TPS51220 has cycle-by-cycle overcurrent limiting control. If the inductor current becomes larger than the overcurrent trip level, TPS51220 turns off high-side MOSFET, turns on low-side MOSFET and waits for the next clock cycle.

 $I_{OCL(PEAK)}$ sets peak level of the inductor current. Thus, the dc load current at overcurrent threshold, $I_{OCL(DC)}$, can be calculated as follows;

$$I_{OCL(DC)} = I_{OCL(PEAK)} - 0.5 \times I_{IND(RIPPLE)}$$
(5)

$$I_{OCL(PEAK)} = \frac{V_{OCL}}{R_{SENSE}}$$
 (6)

where R_{SENSE} is resistance of current sensing device and $V_{(OCL)}$ is overcurrent trip threshold voltage which is determined by TRIP pin voltages as shown in Table 3.

In an overcurrent condition, the current to the load exceeds the current to the output capacitor thus the output voltage tends to fall down, and it will end up with crossing the undervoltage protection threshold and shutdown.

Table 3. OCL Trip and Discharge Selection

TRIP	GND	VREF2	VREG3	VREG5
V _(OCL) (OCL Trip voltage)	V _(OCL-ULV) (Ultra L	.ow Voltage)	V _(OCL-LV) (L	ow Voltage)
Discharge	Enable	Disable	Disable	Enable



POWERGOOD

The TPS51220 has powergood output for both switcher channels. The powergood function is activated after softstart has finished. If the output voltage becomes within $\pm 5\%$ of the target value, internal comparators detect power good state and the powergood signal becomes high after 1ms internal delay. If the output voltage goes outside of $\pm 10\%$ of the target value, the powergood signal becomes low after 1.5 μ s internal delay. Apply voltage should be less than 6V and the recommended pull-up resistance value is from $100k\Omega$ to $1M\Omega$.

OUTPUT DISCHARGE CONTROL

The TPS51220 discharges output when ENx is low. The TPS51220 discharges outputs using an internal MOSFET which is connected to CSNx and GND. The current capability of these MOSFETs is limited to discharge the output capacitor slowly. If ENx becomes high during discharge, MOSFETs are turning on, and some output voltage remains. SMPS changes over to soft-start. PWM will begin after the target voltage overtakes the remaining output voltage. This function can be disabled as shown in Table 3.

OVER/UNDERVOLTAGE PROTECTION

TPS51220 monitors the output voltage to detect over and undervoltage. When the output voltage becomes 15% higher than the target value, the OVP comparator output goes high and the circuit latches as the high-side MOSFET driver OFF and the low-side MOSFET driver ON, and shuts off another channel.

When the feedback voltage becomes lower than 70% of the target voltage, the UVP comparator output goes high and an internal UVP delay counter begins counting. After 1ms, TPS51220 latches OFF both high-side and low-side MOSFETs, and shuts off another channel. This UVP function is enabled after soft start has completed. OVP function can be disabled as Table 4. The procedures for restarting from these protection states are:

- 1. toggle EN
- 2. toggle EN1 and EN2 or
- 3. once hit UVLO

Table 4. FUNC Logic States

FUNC	GND	VREF2	VREG3	VREG5
OVP	Enable	Disable	Enable	Disable
Control Scheme	Current mode	D-CAP mode	D-CAP mode	Current mode

UVLO PROTECTION

TPS51220 has undervoltage lock out protections (UVLO) for VREG5, VREG3 and VREF2. When the voltage is lower than UVLO threshold voltage, TPS51220 shuts off each output as Table 5. This is non-latch protection.

Table 5. UVLO Protection

	CH1/ CH2	VREG5	VREG3	VREF2
VREG5 UVLO	Off	_	On	On
VREG3 UVLO	Off	Off	_	Off
VREF2 UVLO	Off	Off	On	_

THERMAL SHUTDOWN

TPS51220 monitors the temperature of itself. If the temperature exceeds the threshold value, TPS51220 shuts off both SMPS and 5V-LDO, and deceases the VREG3 current limitation to 5mA (typically). This is non-latch protection.



APPLICATION INFORMATION

EXTERNAL PARTS SELECTION

A buck converter using TPS51220 consists of linear circuits and a switching modulator. Figure 44 and Figure 45 show basic scheme.




Figure 44. Simplified Current Mode Functional Blocks




Figure 45. Simplified D-CAP Mode Functional Blocks

The external components can be selected by following manner.

1. Determine output voltage dividing resistors (R1 and R2: shown in Figure 44) using the next equation

$$R1 = (V_{OUT} - 1.0) \times R2 \tag{7}$$

For D-CAP mode, recommended R2 value is from $10k\Omega$ to $20k\Omega$.

2. **Determine switching frequency.** Higher frequency allows smaller output capacitances, however, degrade efficiency due to increase of switching loss. Frequency setting resistor for RF-pin can be calculated by;



$$RF[k\Omega] = \frac{1 \times 10^5}{f_{sw} [kHz]}$$
(8)

3. **Choose the inductor.** The inductance value should be determined to give the ripple current of approximately 25% to 50% of maximum output current. Recommended ripple current rate is about 30% to 40% at the typical input voltage condition, next equation uses 33%.

$$L = \frac{1}{0.33 \times I_{OUT(MAX)} \times f_{SW}} \times \frac{(V_{IN(TYP)} - V_{OUT}) \times V_{OUT}}{V_{IN(TYP)}}$$
(9)

The inductor also needs to have low DCR to achieve good efficiency, as well as enough room above peak inductor current before saturation.

4. Determine the OCL trip voltage threshold, $V_{(OCL)}$, and select the sensing resistor.

The OCL trip voltage threshold is determined by TRIP pin setting. To use smaller value improves S/N ratio. Determine the sensing resistor using next equation. $I_{OCL(PEAK)}$ should be approximately $1.5 \times I_{OUT(MAX)}$ to $1.7 \times I_{OUT(MAX)}$.

$$R_{SENSE} = \frac{V_{OCL}}{I_{OCL(PEAK)}}$$
(10)

5. **Determine Rgv.** Rgv should be determined from preferable droop compensation value and is given by next equation based on the typical number of $Gmv = 500\mu S$.

$$Rgv = 0.1 \times \frac{I_{OUT(MAX)}}{I_{OCL(PEAK)}} \times V_{OUT} \times \frac{1}{Gmv \times Vdroop}$$
(11)

$$Rgv[k\Omega] = 200 \times \frac{I_{OUT(MAX)}}{I_{OCL(PEAK)}} \times \frac{V_{OUT}[V]}{Vdroop[mV]}$$
(12)

If no-droop is preferred, attach a series RC network circuit instead of single resistor. Series resistance is determined using Equation 13. Series capacitance can be arbitrarily chosen to meet the RC time constant, but should be kept under 1/10 of f_o . For D-CAP mode, Rgv is used for adjusting ramp compensation. $10k\Omega$ is a good value to start design with. $6k\Omega$ to $20k\Omega$ can be chosen.

6. Determine output capacitance Co to achieve a stable operation using the next equation. The 0 dB frequency, f_o , should be kept under 1/3 of the switching frequency.

$$f_0 = \frac{5}{\pi} \times I_{\text{OCL(PEAK)}} \times \frac{1}{V_{\text{OUT}}} \times \frac{\text{Gmv} \times \text{Rgv}}{\text{Co}} < \frac{f \text{sw}}{3}$$
(13)

$$Co > \frac{15}{\pi} \times I_{OCL(PEAK)} \times \frac{1}{V_{OUT}} \times \frac{Gmv \times Rgv}{fsw}$$
(14)

For D-CAP mode, f_o is determined by the output capacitor's characteristics as below.

$$f_0 = \frac{1}{2\pi \times \text{ESR} \times \text{Co}} < \frac{f\text{sw}}{3}$$
 (15)

$$Co > \frac{3}{2\pi \times ESR \times fsw}$$
 (16)

For better jitter performance, a sufficient amount of feedback signal is required at VFBx pin. The recommended signal level is approximately 30mV per t_{sw} (switching period) of the ramping up rate, and more than 4mV of peak-to-peak voltage.






Figure 46. Required voltage feedback ramp signal

7. **Calculate Cc.** The purpose of this capacitance is to cancel zero caused by *ESR* of the output capacitor. If ceramic capacitor(s) is used, there is no need for Cc. If a combination of different capacitors is used, attach a RC network circuit instead of single capacitance to cancel zeros and poles caused by the output capacitors. With single capacitance, Cc is given in Equation 17.

$$Cc = Co \times \frac{ESR}{RgV}$$
 (17)

For D-CAP mode, basically Cc is not needed.

8. **Choose MOSFETs** Generally, the on resistance affects efficiency at high load conditions as conduction loss. For a low output voltage application, the duty ratio is not high enough so that the on resistance of high-side MOSFET does not affect efficiency; however, switching speed (t_r and t_f) affects efficiency as switching loss. As for low-side MOSFET, the switching loss is usually not a main portion of the total loss.

RESISTOR CURRENT SENSING

For more accurate current sensing with an external resistor, the following technique is recommended. Adding an RC filter to cancel the parasitic inductance of resistor, this filter value is calculated using Equation 18.

$$Cx \times Rx = \frac{Lx}{Rs}$$
 (18)

This equation means time-constant of Cx and Rx should match the one of Lx (ESL) and Rs.




Figure 47. External Resistor Current Sensing



INDUCTOR DCR CURRENT SENSING

To use inductor DCR as current sensing resistor (Rs), the configuration needs to change as below. However, the equation must be satisfied is the same as the one of resistor sensing.




Figure 48. Inductor DCR Current Sensing




Figure 49. Inductor DCR Current Sensing With Voltage Divider

TPS51220 has fixed $V_{(OCL)}$ point (60 mV or 30 mV). In order to adjust for DCR, a voltage divider can be configured as Figure 49.

For Rx, Rc and Cx can be calculated as shown below, and overcurrent limitation value can be calculated as follows:

$$Cx \times (Rx//Rc) = \frac{Lx}{Rs}$$
(19)

$$I_{OCL(PEAK)} = V_{OCL} \times \frac{1}{Rs} \times \frac{Rx + Rc}{Rc}$$
 (20)

Figure 50 shows the compensation technique for the temperature drifts of the inductor DCR value. This scheme assumes the temperature rise at the thermistor (R_{NTC}) is directly proportional to the temperature rise at the inductor.






Figure 50. Inductor DCR Current Sensing With Temperature Compensate

LAYOUT CONSIDERATIONS

Certain points must be considered before starting a PCB layout work using the TPS51220.

Placement

- Place RC network for CSP1 and CSP2 close to the IC pins.
- Place bypass capacitors for VREG5, VREG3 and VREF2 close to the IC pins.
- · Place frequency-setting resistor close to the IC pin.
- Place the compensation circuits for COMP1 and COMP2 close to the IC pins.
- Place the voltage setting resistors close to the IC pins, especially when D-CAP mode is chosen.

Routing (sensitive analog portion)

- Use separate traces for; see Figure 51
 - Output voltage sensing from current sensing (negative-side)
 - Output voltage sensing from V5SW input (when $V_{OUT} = 5V$)
 - Current sensing (positive-side) from switch-node




Figure 51. Sensing Trace Routings

· Use Kelvin sensing traces from the solder pads of the current sensing device (inductor or resistor) to current



sensing comparator inputs (CSPx and CSNx). (See Figure 52)




Figure 52. Current Sensing Traces

- Use small copper space for VFBx. These are short and narrow traces to avoid noise coupling
- Connect VFB resistor trace to the positive node of the output capacitor.
- Use signal GND for VREF2 and VREG3 capacitors, RF and VFB resistors, and the other sensitive analog components. Placing a signal GND plane (underneath the IC, and fully covered peripheral components) on the internal layer for shielding purpose is recommended. (See Figure 53)
- Use a thermal land for PowerPAD™. Five or more vias, with 0.33-mm (13-mils) diameter connected from the thermal land to the internal GND plane, should be used to help dissipation. Do NOT connect the GND-pin to this thermal land on the surface layer, underneath the package.

Routing (power portion)

- Use wider/ shorter traces of DRVL for low-side gate drivers to reduce stray inductance.
- Use the parallel traces of SW and DRVH for high-side MOSFET gate drive, and keep them away from DRVL.
- Connect SW trace to source terminal of the high-side MOSFET.
- Use power GND for VREG5, VIN and Vout capacitors and low-side MOSFETs. Power GND and signal GND should be connected near the IC GND terminal. (See Figure 53)




Figure 53. GND Layout Example



APPLICATION CIRCUITS




Figure 54. Current Mode, DCR Sensing, 5.0V/5A, 3.3V/5A, 300-kHz

Table 6. Current Mode, DCR Sensing, 5.0V/5A, 3.3V/5A, 300-kHz

SYMBOL	SPECIFICATION	MANUFACTURER	PART NUMBER
C11	$2\times120~\mu\text{F}/~6.3~\text{V}/15\text{-m}\Omega$	Panasonic	EEFCX0J121R
C12	2 × 10 μF/ 25 V	Murata	GRM32DR71E106K
C21	$2 \times 220~\mu\text{F}/~4.0~\text{V}/15\text{-m}\Omega$	Panasonic	EEFCX0G221R
C22	2 × 10 μF/ 25 V	Murata	GRM32DR71E106K
L1	4.0 μH , 10.3 A, 6.6-m Ω	Sumida	CEP125-4R0MC-H
L2	4.0 μH, 10.3A, 6.6-mΩ	Sumida	CEP125-4R0MC-H
Q11, Q21	30-V, 13.6-A, 9.5-mΩ	IR	IRF7821
Q12, Q22	30-V, 13.8-A, 5.8-mΩ	IR	IRF8113






Figure 55. Current Mode, Ex-Resistor Sensing, 5.0V/5A, 3.3V/5A, 370-kHz

Table 7. Current Mode, Ex-Resistor Sensing, 5.0V/5A, 3.3V/5A, 370-kHz

SYMBOL	SPECIFICATION	MANUFACTURER	PART NUMBER
C11	$2 \times 220 \ \mu F/ 6.3 \ V/12-m\Omega$	Panasonic	EEFUE0J221R
C12	2 x 10 μF/ 25 V	Murata	GRM32DR71E106K
C21	2 x 220 μF/ 4.0 V/12-mΩ	Panasonic	EEFUE0G221R
C22	2 x 10 μF/ 25 V	Murata	GRM32DR71E106K
L1	3.3 μH , 10.3 A, 5.9-m Ω	токо	FDA1055-3R3M
L2	3.3 μH , 10.3 A, 5.9-m Ω	токо	FDA1055-3R3M
Q11, Q21	30-V, 13.6-A, 9.5-mΩ	IR	IRF7821
Q12, Q22	30-V, 13.8-A, 5.8-mΩ	IR	IRF8113



PACKAGE OPTION ADDENDUM

31-Oct-2007

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins I	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)
TPS51220RHBR	PREVIEW	QFN	RHB	32	3000	TBD	Call TI	Call TI
TPS51220RHBT	PREVIEW	QFN	RHB	32	250	TBD	Call TI	Call TI

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

RHB (S-PQFP-N32)

PLASTIC QUAD FLATPACK



NOTES: A. All lin

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) Package configuration.
- D The Package thermal pad must be soldered to the board for thermal and mechanical performance. See product data sheet for details regarding the exposed thermal pad dimensions.
- E. Falls within JEDEC MO-220.






THERMAL PAD MECHANICAL DATA RHB (S-PQFP-N32)

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

RHB (S-PQFP-N32)



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
Low Power Wireless	www.ti.com/lpw	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless