




# M2001 Series

## 5x7 mm, 3.3 Volt, CMOS/LVPECL/LVDS, Clock Oscillator



- Low cost oscillator series with jitter performance optimized specifically for Fibre Channel applications. CMOS, LVPECL, and LVDS versions available.
- Ideal for Fibre Channel, Storage Area Networks (SAN), and HDD Control

Ordering Information	
Product Series	M2001 1 5 T L N 00.0000 MHz
Temperature Range	1: 0°C to +70°C 2: -40°C to +85°C 6: -20°C to +70°C 7: 0°C to +85°C 8: 0°C to +50°C
Stability	3: ±100 ppm 4: ±50 ppm 6: ±25 ppm 5: ±35 ppm
Output Type	F: Fixed T: Tristate
Symmetry/Output Logic Type	C: 45/55 CMOS L: 45/55 LVDS P: 45/55 PECL
Package/Lead Configurations	N: Leadless Ceramic
Frequency (customer specified)	

M2001Sxxx - Contact factory for datasheet


PARAMETER	Symbol	Min.	Typ.	Max.	Units	Condition/Notes
Frequency Range	F	53.125		125	MHz	CMOS
		53.125		156.25	MHz	PECL/LVDS
Operating Temperature	T <sub>A</sub>	(See ordering information)				
Storage Temperature	T <sub>S</sub>	-55		+125	°C	
Frequency Stability	ΔF/F	(See ordering information)				
Aging						
1 <sup>st</sup> Year			±2		ppm	
Thereafter (per year)			±1		ppm	
Input Voltage	V <sub>cc</sub> /V <sub>dd</sub>	3.135		3.465	V	
Input Current	V <sub>dd</sub> /I <sub>dd</sub>			60	mA	CMOS/LVDS
				100	mA	PECL
Output Type						CMOS/PECL/LVDS
Load		15 pF				CMOS (See Note 2)
		50 Ohms to V <sub>cc</sub> -2 VDC				PECL (See Note 3)
		100 Ohms differential load				LVDS (See Note 4)
Symmetry (Duty Cycle)		45	50	55	%	50% V <sub>dd</sub> (CMOS)
		45	50	55	%	V <sub>cc</sub> -1.3 VDC (PECL)
		45	50	55	%	1.25 VDC (LVDS)
Output Skew				200	ps	PECL
Differential Voltage	V <sub>o</sub>	250	340	450	mV	LVDS
Logic "1" Level	V <sub>oh</sub>	90% V <sub>dd</sub>			V	CMOS
		V <sub>cc</sub> -1.02			V	PECL
		1.375			V	LVDS
Logic "0" Level	V <sub>ol</sub>			10% V <sub>dd</sub>	V	CMOS
				V <sub>cc</sub> -1.63	V	PECL
				1.125	V	LVDS
Output Current		-4		+4	mA	CMOS
Rise/Fall Time	T <sub>r</sub> /T <sub>f</sub>		0.35	3	ns	CMOS @ 20/80%
			.50	0.55	ns	LVPECL @ 20/80%
				1.0	ns	LVDS @ 20/80%
Tristate Function		80% V <sub>dd</sub> min or floating: output active 20% V <sub>dd</sub> max: output disables to high-Z				
Start up Time				10	ms	
Peak to Peak Jitter (+/-)	T <sub>J</sub>		10	15	ps	@ BER 1E-12 (See Note 5)
			15	20	ps	CMOS
						PECL/LVDS
Mechanical Shock	Per MIL-STD-202, Method 213, Condition C (100 g's, 6 ms duration, ½ sinewave)					
Vibration	Per MIL-STD-202, Method 201 & 204 (10 g's from 10-2000 Hz)					
Hermeticity	Per MIL-STD-202, Method 112, (1x10 <sup>-6</sup> atm. cc/s of Helium)					
Thermal Cycle	Per MIL-STD-883, Method 1010, Condition B (-55°C to +125°C, 15 min. dwell, 10 cycles)					
Solderability	Per EIAJ-STD-002					
Max Soldering Conditions	See solder profile, Figure 1					

1. Inclusive of initial tolerance, deviation over temperature, shock, vibration, voltage and aging.
2. See Load circuit diagram #2.
3. See Load circuit diagram #5.
4. See Load circuit diagram #9.
5. See jitter test circuit in Figure 1.


MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.

# M2001 Series


## 5x7 mm, 3.3 Volt, CMOS/LVPECL/LVDS, Clock Oscillator



### CMOS Output




ACTUAL SIZE



All dimensions in inches (mm).


### SUGGESTED SOLDER PAD LAYOUT



### Pin Connections

PIN	FUNCTION
1	Tristate/NC
2	Ground
3	Output
4	+Vdd

### LVPECL/LVDS Output




ACTUAL SIZE



All dimensions in inches (mm).


### SUGGESTED SOLDER PAD LAYOUT



### Pin Connections

PIN	FUNCTION
1	Tristate
2	N/C
3	Ground
4	Output1/ Q
5	Output2/ Q̄
6	+Vdd

Figure 1



# MtronPTI Lead Free Solder Profile

