## feftures

－Fast 1us Response Circuit Breaker
－ 3 Selectable Circuit Breaker Thresholds
－No Sense Resistor Required
－Dual Level Overcurrent Fault Protection
－Controls Load Voltages from OV to 6V
－High Side Drive for External N－Channel FET
－Undervoltage Lockout
－READY Pin Signals When Circuit Breaker Armed
－Small Plastic（3mm x 2mm）DFN Package

## APPLICATIONS

－Electronic Circuit Breaker
－High－Side Switch
－Hot Board Insertion

## DESCRIPTIOn

The LTC ${ }^{\circledR} 4213$ is an Electronic Circuit Breaker．An over－ current circuit breaker senses the voltage across the drain and source terminals of an external N－channel MOSFET with no need for a sense resistor．The advantages are a lower cost and reduced voltage and power loss in the switch path．An internal high－side driver controls the external MOSFET gate．
Two integrated comparators provide dual level over－ current protection over the bias supply to ground common mode range．The slow comparator has $16 \mu \mathrm{~s}$ response while the fast comparator trips in $1 \mu \mathrm{~s}$ ．The circuit breaker has three selectable trip thresholds： $25 \mathrm{mV}, 50 \mathrm{mV}$ and 100 mV ．An ON pin controls the ON／OFF and resets circuit breaker faults．READY signals the MOSFET is conducting and the circuit breaker is armed．The LTC4213 operates from $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 6 V ．

[^0]
## TYPICAL APPLICATION

1．25V Electronic Circuit Breaker


Severe Overload Response


## ABSOLUTE MAXIMUM RATINGS

(Note 1)
Bias Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ ) $\qquad$ -0.3 V to 9 V Input Voltages

ON, SENSEP, SENSEN $\qquad$ -0.3 V to 9 V
ISEL $\qquad$ -0.3 V to $\left(\mathrm{V}_{C C}+0.3 \mathrm{~V}\right)$
Output Voltages
GATE $\qquad$ -0.3 V to 15 V
READY -0.3 V to 9 V
Operating Temperature Range
LTC4213C $\qquad$ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
LTC4213I $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Storage Temperature Range ................. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec )................... $300^{\circ} \mathrm{C}$

PACKAGE/ORDER INFORMATION

| TOP VIEW | ORDER PART NUMBER |
| :---: | :---: |
|  | $\begin{aligned} & \text { LTC4213CDDB } \\ & \text { LTC4213IDDB } \end{aligned}$ |
|  | DDB PART* MARKING |
| $\mathrm{T}_{\mathrm{Jmax}}=125^{\circ} \mathrm{C}, \theta_{\mathrm{JA}}=250^{\circ} \mathrm{C} / \mathrm{W}$ EXPOSED PAD (PIN 9) PCB CONNECTION OPTIONAL | LBHV |

Consult LTC Marketing for parts specified with wider operating temperature ranges.
*The temperature grade is identified by a label on the shipping container.

## ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating

 temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{SEL}}=0$ unless otherwise noted. (Note 2)| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{C C}$ | Bias Supply Voltage |  | $\bullet$ | 2.3 |  | 6 | V |
| $\mathrm{V}_{\text {SENSEP }}$ | SENSEP Voltage |  | $\bullet$ | 0 |  | 6 | V |
| ICC | $V_{C C}$ Supply Current |  | $\bullet$ |  | 1.6 | 3 | mA |
| $\mathrm{V}_{\text {CC(UVLR) }}$ | $V_{C C}$ Undervoltage Lockout Release | $\mathrm{V}_{\text {CC }}$ Rising | $\bullet$ | 1.8 | 2.07 | 2.23 | V |
| $\triangle \mathrm{V}_{\text {CC(UVHYST) }}$ | $\mathrm{V}_{C C}$ Undervoltage Lockout Hysteresis |  | $\bullet$ | 30 | 100 | 160 | mV |
| $I_{\text {SENSEP }}$ | SENSEP Input Current | $V_{\text {SENSEP }}=\mathrm{V}_{\text {SENSEN }}=5 \mathrm{~V}$, Normal Mode |  | 15 | 40 | 80 | $\mu \mathrm{A}$ |
|  |  | $V_{\text {SENSEP }}=V_{\text {SENSEN }}=0$, Normal Mode |  |  | -1 | $\pm 15$ | $\mu \mathrm{A}$ |
| $I_{\text {SENSEN }}$ | SENSEN Input Current | $V_{\text {SENSEP }}=\mathrm{V}_{\text {SENSEN }}=5 \mathrm{~V}$, Normal Mode |  | 15 | 40 | 80 | $\mu \mathrm{A}$ |
|  |  | $V_{\text {SENSEP }}=\mathrm{V}_{\text {SENSEN }}=0$, Normal Mode |  |  | -1 | $\pm 15$ | $\mu \mathrm{A}$ |
|  |  | $V_{\text {SENSEP }}=V_{\text {SENSEN }}=5 \mathrm{~V}$, Reset Mode or Fault Mode |  | 50 | 280 |  | $\mu \mathrm{A}$ |
| $V_{C B}$ | Circuit Breaker Trip Voltage $V_{C B}=V_{\text {SENSEP }}-V_{\text {SENSEN }}$ | $\begin{aligned} & I_{\text {SEL }}=0, V_{\text {SENSEP }}=V_{C C} \\ & I_{\text {SEL }}=\text { Floated, }, V_{\text {SENSEP }}=V_{C C} \\ & I_{\text {SEL }}=V_{C C}, V_{\text {SENSEP }}=V_{C C} \end{aligned}$ | $\stackrel{\bullet}{\bullet}$ | $\begin{gathered} 22.5 \\ 45 \\ 90 \\ \hline \end{gathered}$ | $\begin{gathered} 25 \\ 50 \\ 100 \\ \hline \end{gathered}$ | $\begin{gathered} 27.5 \\ 55 \\ 110 \\ \hline \end{gathered}$ | mV mV mV |
| $V_{\text {CB(FAST) }}$ | Fast Circuit Breaker Trip Voltage $V_{C B(F A S T)}=V_{\text {SENSEP }}-V_{\text {SENSEN }}$ | $\begin{aligned} & I_{\text {SEL }}=0, V_{\text {SENSEP }}=V_{C C} \\ & I_{\text {SEL }}=\text { Floated, }, V_{\text {SENSEP }}=V_{C C} \\ & I_{\text {SEL }}=V_{C C}, V_{\text {SENSEP }}=V_{C C} \end{aligned}$ | $\stackrel{\bullet}{\bullet}$ | $\begin{gathered} \hline 63 \\ 126 \\ 252 \\ \hline \end{gathered}$ | $\begin{aligned} & 100 \\ & 175 \\ & 325 \\ & \hline \end{aligned}$ | $\begin{aligned} & 115 \\ & 200 \\ & 371 \\ & \hline \end{aligned}$ | mV mV mV |
| $\underline{I_{\text {GATE (UP) }}}$ | GATE Pin Pull Up Current | $V_{\text {GATE }}=0 \mathrm{~V}$ | $\bullet$ | -50 | -100 | -150 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {GATE(DN) }}$ | GATE Pin Pull Down Current | $\Delta \mathrm{V}_{\text {SENSEP }}-\mathrm{V}_{\text {SENSEN }}=200 \mathrm{mV}, \mathrm{V}_{\text {GATE }}=8 \mathrm{~V}$ | $\bullet$ | 10 | 40 |  | mA |
| $\Delta V_{\text {GSMAX }}$ | External N-Channel Gate Drive | $\begin{aligned} & V_{\text {SENSEN }}=0, V_{C C} \geq 2.97 \mathrm{~V}, I_{\text {GATE }}=-1 \mu \mathrm{~A} \\ & V_{\text {SENSEN }}=0, V_{C C}=2.3 \mathrm{~V}, I_{\text {GATE }}=-1 \mu \mathrm{~A} \end{aligned}$ | $\bullet$ | $\begin{aligned} & \hline 4.8 \\ & 2.65 \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 4.3 \end{aligned}$ | $\begin{aligned} & 8 \\ & 8 \end{aligned}$ | V |
| $\overline{\Delta V_{G S A R M}}$ | VGS Voltage to Arm Circuit Breaker | $\begin{aligned} & V_{\text {SENSEN }}=0, V_{C C} \geq 2.97 \mathrm{~V} \\ & V_{\text {SENSEN }}=0, V_{C C}=2.3 \mathrm{~V} \end{aligned}$ | $\bullet$ | $\begin{aligned} & 4.4 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 5.4 \\ & 3.5 \end{aligned}$ | $\begin{gathered} 7.6 \\ 7 \\ \hline \end{gathered}$ | V |

ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{I}_{\text {SEL }}=0$ unless otherwise noted. (Note 2)

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta V_{G S M A X}-\Delta V_{G S A R M}$ | Difference Between $\Delta \mathrm{V}_{\text {GSMAX }}$ and $\Delta V_{\text {GSARM }}$ | $\begin{aligned} & V_{\text {SENSEN }}=0, \mathrm{~V}_{C C} \geq 2.97 \mathrm{~V} \\ & \mathrm{~V}_{\text {SENSEN }}=0, \mathrm{~V}_{\mathrm{CC}}=2.3 \mathrm{~V} \end{aligned}$ | $\bullet$ | $\begin{gathered} \hline 0.3 \\ 0.15 \end{gathered}$ | $\begin{aligned} & 1.1 \\ & 0.8 \\ & \hline \end{aligned}$ |  | V |
| $\mathrm{V}_{\text {READY(0L) }}$ | READY Pin Output Low Voltage | $\mathrm{I}_{\text {READY }}=1.6 \mathrm{~mA}$, Pull Down Device On | $\bullet$ |  | 0.2 | 0.4 | V |
| I ${ }_{\text {READY(LEAK) }}$ | READY Pin Leakage Current | $V_{\text {READY }}=5 \mathrm{~V}$, Pull Down Device Off | $\bullet$ |  | 0 | $\pm 1$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {ON(TH) }}$ | ON Pin High Threshold | ON Rising, GATE Pulls Up | $\bullet$ | 0.76 | 0.8 | 0.84 | $V$ |
| $\Delta \mathrm{V}_{\text {ON(HYST) }}$ | ON Pin Hysteresis | ON Falling, GATE Pulls Down |  | 10 | 40 | 90 | mV |
| $\mathrm{V}_{\text {ON(RST }}$ | ON Pin Reset Threshold | ON Falling, Fault Reset, GATE Pull Down | $\bullet$ | 0.36 | 0.4 | 0.44 | $V$ |
| $\underline{\text { Ion(IN) }}$ | ON Pin Input Current | $\mathrm{V}_{\text {ON }}=1.2 \mathrm{~V}$ | $\bullet$ |  | 0 | $\pm 1$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OV}}$ | Overvoltage Threshold $\Delta V_{O V}=V_{\text {SENSEP }}-V_{C C}$ |  | $\bullet$ | 0.41 | 0.7 | 1.1 | $V$ |
| tov | Overvoltage Protection Trip Time | $\mathrm{V}_{\text {SENSEP }}=\mathrm{V}_{\text {SENSEN }}=$ Step 5V to 6.2V |  | 25 | 65 | 160 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {fault(SLow) }}$ | $V_{C B}$ Trips to GATE Discharging | $\Delta V_{\text {SENSE }}$ Step 0 mV to 50 mV , <br> $V_{\text {SENSEN }}$ Falling, $V_{C C}=V_{\text {SENSEP }}=5 \mathrm{~V}$ | $\bullet$ | 7 | 16 | 27 | US |
| $t_{\text {FAULT(FAST) }}$ | $V_{\text {CB(FAST }}$ Trips to GATE Discharging | $\Delta V_{\text {SENSE }}$ Step OV to 0.3V, $\mathrm{V}_{\text {SENSEN }}$ Falling, $V_{\text {SENSEP }}=5 \mathrm{~V}$ | $\bullet$ |  | 1 | 2.5 | US |
| $t_{\text {debounce }}$ | Startup De-Bounce Time | $V_{\text {ON }}=0 V$ to 2V Step to Gate Rising, (Exiting Reset Mode) |  | 27 | 60 | 130 | $\mu \mathrm{S}$ |
| $t_{\text {READ }}$ | READY Delay Time | $V_{\text {GATE }}=0 \mathrm{~V}$ to 8 V Step to READY Rising, <br> $V_{\text {SENSEP }}=V_{\text {SENSEN }}=0$ |  | 22 | 50 | 115 | US |
| $\mathrm{t}_{\text {OFF }}$ | Turn-Off Time | $V_{\text {ON }}=2 \mathrm{~V}$ to 0.6V Step to GATE Discharging |  | 1.5 | 5 | 10 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{ON}}$ | Turn-On Time | $V_{O N}=0.6 \mathrm{~V}$ to 2V Step to GATE Rising, (Normal Mode) |  | 4 | 8 | 16 | us |
| $t_{\text {RESET }}$ | Reset Time | Von Step 2V to 0V |  | 20 | 80 | 150 | $\mu \mathrm{S}$ |

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified.

TYPICAL PERFORMANCE CHARACTERISTICS Specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ unless otherwise noted.


4213601


4213604


4213602


4213 G05


4213 G03

Normalized $V_{\text {CB(FAST) }}$ vs $V_{\text {CC }}$


4213 G06

Normalized $\mathrm{V}_{\text {CB(FAST) }}$ vs
Temperature

$I_{\text {GATE(UP) }}$ vs $V_{C C}$

$I_{\text {GATE(UP) }}$ vs Temperature


TYPICAL PERFORMANCE CHARACTERISTICS Specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ unless otherwise noted.


TYPICAL PERFORMANCE CHARACTERISTICS specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{v}_{\mathrm{CC}}=5 \mathrm{~V}$ unless otherwise noted.




4213 G19



## PIn fUnCTIOnS

READY (Pin 1): READY Status Output. Open drain output that goes high impedance when the external MOSFET is on and the circuit breaker is armed. Otherwise this pin pulls low.

ON (Pin 2): ON Control Input. The LTC4213 is in reset mode when the 0 N pin is below 0.4 V . When the ON pin increases above 0.8 V , the device starts up and the GATE pulls up with a $100 \mu \mathrm{~A}$ current source. When the ON pin drops below 0.76 V , the GATE pulls down. To reset a circuit breaker fault, the ON pin must go below 0.4 V .
$I_{\text {SEL }}$ (Pin 3): Threshold Select Input. With the I grounded, float or tied to $\mathrm{V}_{\text {CC }}$ the $\mathrm{V}_{\text {CB }}$ is set to $25 \mathrm{mV}, 50 \mathrm{mV}$ or 100 mV , respectively. The corresponding $\mathrm{V}_{\mathrm{CB}}$ (FAST) values are $100 \mathrm{mV}, 175 \mathrm{mV}$ and 325 mV .
GND (Pin 4): Device Ground.
GATE (Pin 5): GATE Drive Output. An internal charge pump supplies 100 A pull-up current to the gate of the external N-channel MOSFET. Internal circuitry limits the
voltage between the GATE and SENSEN pins to a safe gate drive voltage of less than 8 V . When the circuit breaker trips, the GATE pin abruptly pulls to GND.

SENSEN (Pin 6): Circuit Breaker Negative Sense Input. Connect this pin to the source of the external MOSFET. During reset or fault mode, the SENSEN pin discharges the output to ground with $280 \mu \mathrm{~A}$.
SENSEP (Pin 7): Circuit Breaker Positive Sense Input. Connect this pin to the drain of external N-channel MOSFET. The circuit breaker trips when the voltage across SENSEP and SENSEN exceeds $\mathrm{V}_{\text {cb. }}$. The input common mode range of the circuit breaker is from ground to $\mathrm{V}_{\mathrm{CC}}+0.2 \mathrm{~V}$ when $\mathrm{V}_{C C}<2.5 \mathrm{~V}$. For $\mathrm{V}_{C C} \geq 2.5 \mathrm{~V}$, the input common mode range is from ground to $\mathrm{V}_{C C}+0.4 \mathrm{~V}$.
$V_{\text {CC }}$ (Pin 8): Bias Supply Voltage Input. Normal operation is between 2.3 V and 6 V . An internal under-voltage lockout circuit disables the device when $\mathrm{V}_{C C}<2.07 \mathrm{~V}$.
Exposed Pad (Pin 9): Exposed pad may be left open or connected to device ground.

BLOCK DIAGRAM


TIMING DIAGRAM



## operation

## Overview

The LTC4213 is an Electronic Circuit Breaker (ECB) that senses load current with the the RDSon of the external MOSFET instead of using an external sense resistor. This no ReEnSE method is less precise than $R_{\text {SENSE }}$ method due to the variation of $\mathrm{R}_{\mathrm{DSON}}$. However, the advantages are less complex, lower cost and reduce voltage and power loss in the switch path owing to the absence of a sense resistor. Without the external sense resistor voltage drop, the $\mathrm{V}_{\text {Out }}$ improvement can be quite significant especially in the low voltage applications. The LTC4213 is designed to operate over a bias supply range from 2.3 V to 6 V . When bias supply voltage and the ON pin are sufficiently high, the GATE pin starts charging after an internal debounce delay of 60 us. During the GATE ramp-up, the circuit breaker is not armed until the external MOSFET is fully turned on. Once the circuit breaker is armed, the LTC4213 monitors the load currentthrough the R RSON of the external MOSFET.

## Circuit Breaker Function

The LTC4213 provides dual level and dual response time circuit breaker functions for overcurrent protection.
The LTC4213 circuit breaker function block consists of two comparators, SLOWCOMP and FASTCOMP. The
thresholds of SLOWCOMP and FASTCOMP are $V_{C B}$ and $V_{C B(F A S T)}$. The $I_{\text {SEL }}$ pin selects one of the three settings:

1. $\mathrm{V}_{\mathrm{CB}}=25 \mathrm{mV}$ and $\mathrm{V}_{\text {CB(FAST) }}=100 \mathrm{mV}$ with $\mathrm{I}_{\text {SEL }}$ at $G N D$
2. $V_{C B}=50 \mathrm{mV}$ and $V_{C B(F A S T)}=175 \mathrm{mV}$ with $I_{\text {SEL }}$ floating
3. $V_{C B}=100 \mathrm{mV}$ and $V_{C B(F A S T)}=325 \mathrm{mV}$ with $I_{\text {SEL }}$ at $V_{C C}$ ISEL can be stepped dynamically, such as to allow a higher circuit breaker threshold at startup and a lower threshold after supply current has settled. The inputs of the comparators are SENSEP and SENSEN pins. The voltage across the drain and source of the external MOSFET is sensed at SENSEP and SENSEN.

$$
\begin{equation*}
\Delta V_{\text {SENSE }}=V_{\text {SENSEP }}-V_{\text {SENSEN }} \tag{1}
\end{equation*}
$$

When $\Delta V_{\text {Sense }}$ exceeds the $V_{\text {CB }}$ threshold but is less than $V_{\text {CB(FAST) }}$, the comparator SLOWCOMP trips the circuit breaker after a $16 \mu \mathrm{~s}$ delay. If $\Delta \mathrm{V}_{\text {SENSE }}$ is greater than $V_{\text {CB(FAST) }}$, the comparator FASTCOMP trips the circuit breaker in $1 \mu \mathrm{~s}$.
A severe short circuit condition can cause the load supply to dip substantially. This does not pose a problem for the LTC4213 as the input stages of the current limit comparators are common mode to ground.

## APPLICATIONS INFORMATION

Figure 1 shows an electronic circuit breaker (ECB) application. An external auxiliary supply biases the $V_{\text {cc }}$ pin and the internal circuitry. $\mathrm{A}_{\text {II }}$ load supply powers the load via an external MOSFET. The SENSEP and SENSEN pins

sense the load current at the drain and source of the external MOSFET. In ECB applications, large input bypass capacitors are usually recommended for good transient performance.

## Undervoltage Lockout

An internal undervoltage lockout (UVLO) circuit resets the LTC4213 if the $\mathrm{V}_{\text {CC }}$ supply is too low for normal operation. The UVLO comparator (UVCOMP) has alow-to-highthreshold of 2.07 V and 100 mV of hysteresis. UVLO shares the glitch filters for both low-to-high transition (startup) and high-to-low transition (reset) with the ON pin comparators. Above 2.07V bias supply voltage, the LTC4213 starts if the ON pin conditions are met. Short, shallow bus bias

Figure 1. LTC4213 Electronic Circuit Breaker Application

## APPLICATIONS INFORMATION

supply transient dips below 1.97 V of less than $80 \mu \mathrm{~s}$ are ignored.

## ON Function

When $\mathrm{V}_{\text {ON }}$ is below comparator COMP1's threshold of 0.4 V for $80 \mu \mathrm{~s}$, the device resets. The system leaves reset mode if the ON pin rises above comparator COMP2's threshold of 0.8 V and the UVLO condition is met. Leaving reset mode, the GATE pin starts up after a tDEBOUNCE delay of $60 \mu \mathrm{~s}$. When ON goes below 0.76 V , the GATE shuts off after a 5 us glitch filter delay. The output is discharged by the external load when $\mathrm{V}_{0 \mathrm{~N}}$ is in between 0.4 V to 0.8 V . At this state, the ON pin can re-enable the GATE if $V_{O N}$ exceeds 0.8 V for more than $8 \mu \mathrm{~s}$. Alternatively, the device resets if the ON pin is brought below 0.4 V for 80 us . Once reset, the GATE pin restarts only after the tDEBOUNCE $60 \mu \mathrm{~s}$ delay at $\mathrm{V}_{\text {ON }}$ rising above 0.8 V . To protect the ON pin from overvoltage stress due to supply transients, a series resistor of greater than 10k is recommended when the ON pin is connected directly to the supply. An external resistive divider at the ON pin can be used with COMP2 to set a supply undervoltage lockout value higher than the internal UVLO circuit. An RC filter can be implemented at the ON pin to increase the powerup delay time beyond the internal 60 us delay.

## Gate Function

The GATE pin is held low in reset mode. 60us after leaving reset mode, the GATE pin is charged up by an internal $100 \mu A$ current source. The circuit breaker arms when $V_{G A T E}>V_{\text {SENSEN }}+\Delta V_{G S A R M}$. In normal mode operation, the GATE peak voltage is internally clamped to $\Delta V_{G S M A X}$ above the SENSEN pin. When the circuit breaker trips, an internal MOSFET shorts the GATE pin to GND, turning off the external MOSFET.

## READY Status

The READY pin is held low during reset and at startup. It is pulled high by an external pullup resistor 50us after the circuit breaker arms. The READY pin pulls low if the circuit breaker trips or the ON pin is pulled below 0.76 V , or $\mathrm{V}_{\mathrm{CC}}$ drops below undervoltage lockout.

## $\Delta V_{\text {GSARM }}$ and $V_{\text {GSMAX }}$

Each MOSFET has a recommended $V_{G S}$ drive voltage where the channel is deemed fully enhanced and $R_{D S O N}$ is minimized. Driving beyond this recommended $\mathrm{V}_{\mathrm{GS}}$ voltage yields a marginal decrease in $\mathrm{R}_{\text {DSON }}$. At startup, the gate voltage starts at ground potential. The GATE ramps past the MOSFET threshold and the load current begins to flow. When $V_{G S}$ exceeds $\Delta V_{G S A R M}$, the circuit breaker is armed and enabled. The chosen MOSFET should have a recommended minimum $V_{G S}$ drive level that is lower than $\Delta V_{G S A R M}$. Finally, $V_{G S}$ reaches a maximum at $\Delta V_{G S M A X}$.

## Trip and Reset Circuit Breaker

Figure 2 shows the timing diagram of $\mathrm{V}_{\text {GATE }}$ and $\mathrm{V}_{\text {READY }}$ after a fault condition. A tripped circuit breaker can be reset either by cycling the $\mathrm{V}_{C C}$ bias supply below UVLO threshold or pulling ON below 0.4 V for $>$ treset $^{\text {R }}$. Figure 3 shows the timing diagram for a tripped circuit breaker being reset by the ON pin.

## Calculating Current Limit

The fault current limit is determined by the $R_{D S O N}$ of the MOSFET and the circuit breaker voltage $V_{C B}$.

$$
\begin{equation*}
\text { LIMIT }=\frac{V_{C B}}{R_{\text {DSON }}} \tag{2}
\end{equation*}
$$

The $R_{\text {DSON }}$ value depends on the manufacturer's distribution, $V_{G S}$ and junction temperature. Short Kelvin-sense connections between the MOSFET drain and source to the LTC4213 SENSEP and SENSEN pins are strongly recommended.

For a selected MOSFET, the nominal load limit current is given by:

$$
\begin{equation*}
\mathrm{I}_{\mathrm{LIMIT}(\mathrm{NOM})}=\frac{\mathrm{V}_{\mathrm{CB}(\mathrm{NOM})}}{\mathrm{R}_{\mathrm{DSON}(\text { NOM })}} \tag{3}
\end{equation*}
$$

The minimum load limit current is given by:

## LTC4213

## APPLICATIONS INFORMATION

The maximum load limit current is given by:

$$
\begin{equation*}
\operatorname{LIIMIT(MAX)}=\frac{V_{C B(M A X)}}{R_{\operatorname{DSON}(M I N)}} \tag{5}
\end{equation*}
$$

Most MOSFET data sheets have an $R_{\text {DSON }}$ specification with typical and maximum values but no minimum value. Assuming a normal distribution with typical as mean, the minimum value can be estimated as

$$
R_{\text {DSON(MIN) }}=2 \bullet R_{\text {DSON(NOM) }}-R_{\text {DSON(MAX }}
$$

The LTC4213 gives higher gate drive than the manufacturer specified gate drive for RDSON. This gives a slightly lower $\mathrm{R}_{\text {DSON }}$ than specified. Operating temperature also modulates the $R_{D S O N}$ value.
(6) The $R_{D S O N}$ variation due to gate drive is

## Example Current Limit Calculation

An Si4410DY is used for current detection in a 5V supply system withthe LTC4213V ${ }_{C B}$ at 25 mV ( $\mathrm{I}_{\text {SEL }}$ pingrounded).
The $R_{\text {DSON }}$ distribution for the Si4410DY is

$$
\begin{aligned}
& \text { Typical } R_{D S O N}=0.015 \Omega=100 \% \\
& \text { Maximum } R_{D S O N}=0.02 \Omega=133.3 \% \\
& \text { Estimated MIN R } R_{D S O N}=2 \cdot 15-20=0.010 \Omega=66.7 \%
\end{aligned}
$$

$R_{\text {DSON }} @ 4.5 \mathrm{~V}_{\mathrm{GS}}=0.015 \Omega=100 \%$ (spec. TYP)
$R_{\text {DSON }} @ 4.8 V_{G S}=0.014 \Omega=93 \%\left(\right.$ MIN $\left.\Delta V_{G S M A X}\right)$
$R_{\text {DSON }} @ 7 V_{G S}=0.0123 \Omega=82 \%$ (NOM $\Delta V_{G S M A X)}$
$R_{D S O N} @ 8 V_{G S}=0.012 \Omega=80 \%\left(\operatorname{MAX} \Delta V_{G S M A X}\right)$


Figure 2. Short Circuit Fault Timing Diagram

## APPLICATIONS INFORMATION



Figure 3. Resetting Fault Timing Diagram

## APPLLCATIONS InfORMATION

Operating temperature of $0^{\circ}$ to $70^{\circ} \mathrm{C}$.
$R_{\text {DSON }} @ 25^{\circ} \mathrm{C}=100 \%$
$R_{\text {DSON }} @ 0^{\circ} \mathrm{C}=90 \%$
$R_{\text {DSON }} @ 70^{\circ} \mathrm{C}=120 \%$
MOSFET resistance variation:

$$
\begin{aligned}
\mathrm{R}_{\text {DSON(NOM) })} & =15 \mathrm{~m} \cdot 0.82=12.3 \mathrm{~m} \Omega \\
\mathrm{R}_{\text {DSON(MAX) }} & =15 \mathrm{~m} \cdot 1.333 \cdot 0.93 \cdot 1.2=15 \mathrm{~m} \cdot 1.488 \\
& =22.3 \mathrm{~m} \Omega \\
\mathrm{R}_{\text {DSON(MIN) })} & =15 \mathrm{~m} \cdot 0.667 \cdot 0.80 \cdot 0.90=15 \mathrm{~m} \cdot 0.480 \\
& =7.2 \mathrm{~m} \Omega
\end{aligned}
$$

$V_{C B}$ variation:

$$
\begin{aligned}
& \text { NOM } V_{C B}=25 \mathrm{mV}=100 \% \\
& \text { MIN } V_{C B}=22.5 \mathrm{mV}=90 \% \\
& \text { MAX } V_{C B}=27.5 \mathrm{mV}=110 \%
\end{aligned}
$$

The current limits are:

$$
\begin{aligned}
& \mathrm{I}_{\mathrm{LIMIT}(\mathrm{NOM})}=25 \mathrm{mV} / 12.3 \mathrm{~m} \Omega=2.03 \mathrm{~A} \\
& \mathrm{I}_{\mathrm{LIMIT}(\mathrm{MIN})}=22.5 \mathrm{mV} / 22.3 \mathrm{~m} \Omega=1.01 \mathrm{~A} \\
& \mathrm{I}_{\mathrm{LIMIT}(\mathrm{MAX})}=27.5 \mathrm{mV} / 7.2 \mathrm{~m} \Omega=3.82 \mathrm{~A}
\end{aligned}
$$

For proper operation, the minimum current limit must exceed the circuit maximum operating load current with margin. So this system is suitable for operating load current up to 1A. From this calculation, we can start with the general rule for MOSFET R ${ }_{\text {DSON }}$ by assuming maximum operating load current is roughly half of the limit(NOM). Equation 7 shows the rule of thumb.

$$
\begin{equation*}
I_{\mathrm{OPMAX}}=\frac{V_{\mathrm{CB}(\mathrm{NOM})}}{2 \cdot R_{\mathrm{DSON}(\mathrm{NOM})}} \tag{7}
\end{equation*}
$$

Note that the $\mathrm{R}_{\text {DSON(NOM) }}$ is at the LTC4213 nominal operating $\Delta V_{G S M A X}$ rather than at typical vendor spec. Table 1 gives the nominal operating $\Delta \mathrm{V}_{\mathrm{GSMAX}}$ at the various operating $V_{C C}$. From this table users can refer to the MOSFET's data sheet to obtain the $R_{D S O N(N O M)}$ value.

Table 1. Nominal Operating $\Delta V_{\text {GSMAX }}$ for Typical Bias Supply Voltage

| $\mathbf{V}_{\text {CC }}(\mathbf{V})$ | $\Delta \mathbf{V}_{\mathbf{G S M A X}}(\mathbf{V})$ |
| :---: | :---: |
| 2.3 | 4.3 |
| 2.5 | 5.0 |
| 2.7 | 5.6 |
| 3.0 | 6.5 |
| 3.3 | 7.0 |
| 5.0 | 7.0 |
| 6.0 | 7.0 |

## Load Supply Power-Up after Circuit Breaker Armed

Figure 4 shows a normal power-up sequence for the circuit in Figure 1 where the $\mathrm{V}_{\text {IN }}$ load supply power-up after circuit breaker is armed. $V_{C C}$ is first powered up by an auxiliary bias supply. $V_{C C}$ rises above 2.07 V at time point $1 . V_{0 N}$ exceeds 0.8 V at time point 2. After a $60 \mu \mathrm{~s}$ debounce delay, the GATE pin starts ramping up at time point 3. The external MOSFET starts conducting at time point 4. At time point $5, V_{G A T E}$ exceed $\Delta V_{G S A R M}$ and the circuit breaker is armed. After50 us (tready delay), READY pulls high by an external resistor at time point 6. READY signals the $\mathrm{V}_{\text {IN }}$ load supply module to start its ramp. The load supply begins soft-start ramp attime point 7. The load supply ramp rate must be slow to prevent circuit breaker tripping as in equation (8).

$$
\begin{equation*}
\frac{\Delta V_{I N}}{\Delta t}<\frac{I_{O P M A X}-I_{\text {LOAD }}}{C_{\text {LOAD }}} \tag{8}
\end{equation*}
$$

Where $I_{\text {OPMAX }}$ is the maximum operating current defined by equation 7.
For illustration, $\mathrm{V}_{\mathrm{CB}}=25 \mathrm{mV}$ and $\mathrm{R}_{\mathrm{DSON}}=3.5 \mathrm{~m} \Omega$ at the nominal operating $\Delta V_{G S M A X}$. The maximum operating current is 3.5 A (refer to equation 7). Assuming the load can draw a current of 2 A at power-up, there is a margin of 1.5A available for $\mathrm{C}_{\text {LOAD }}$ of $100 \mu \mathrm{~F}$ and $\mathrm{V}_{\text {IN }}$ ramp rate should be $<15 \mathrm{~V} / \mathrm{ms}$. At time point 8 , the current through the MOSFET reduces after C COAD is fully charged.

## APPLICATIONS INFORMATION



Figure 4. Load Supply Power-Up After Circuit Breaker Armed

## APPLICATIONS INFORMATION

## Load Supply Power-Up Before VCC

Referring back to Figure 1, the $\mathrm{V}_{\text {IN }}$ Ioad supply can also be powered up before $\mathrm{V}_{\mathrm{Cc}}$. Figure 5 shows the timing diagram with the $\mathrm{V}_{\text {IN }}$ load supply active initially. An internal circuit ensures that the GATE pin is held low. At time point $1, V_{\text {CC }}$ clears UVLO and at time point 2, ON clears 0.8 V . 60 us later at time point 3 , the GATE is ramped up with $100 \mu A$. Attime point 4, GATE reaches the external MOSFET threshold $\mathrm{V}_{\text {TH }}$ and $\mathrm{V}_{\text {OUT }}$ starts to ramp up. At time point 5, $V_{\text {SENSEN }}$ is near its peak. At time point 6, the circuit breaker is armed and the circuit breaker can trip if $\Delta V_{\text {SENSE }}>V_{\text {CB }}$.

At time point 7, the GATE voltage peaks. 50 $\mu$ s after time point 6, READY goes HIGH.

## Startup Problems

There is no current limit monitoring during output charging for the figure 5 power-up sequence where the load supply is powered up before $\mathrm{V}_{c c}$. This is because the GATE voltage is below $\Delta V_{\text {GSARM }}$ and the MOSFET may not reach the specified $R_{\text {DSON }}$. The $\mathrm{V}_{\text {IN }}$ load supply should have sufficient capability to handle the inrush as the output charges up. For proper startup, the final load at time


Figure 5. Load Supply Power-Up Before VCC

## APPLICATIONS INFORMATION

point 6 should be within the circuit breaker limits. Otherwise, the system fails to start and the circuit breaker trips immediately after arming. In most applications additional external gate capacitance is not required unless $C_{\text {LOAD }}$ is large and startup becomes problematic. If an external gate capacitor is employed, its capacitance value should not be excessive unless it is used with a series resistor. This is because a big gate capacitor without resistor slows down the GATE turn off during a fault. An alternative method would be a stepped I SEL pin to allow a higher current limit during startup.
In the event of output short circuit or a severe overload, the load supply can collapse during GATE ramp up due to load supply current limit. The chosen MOSFET must withstand this possible brief short circuit condition before time point 6 where the circuit breaker is allowed to trip. Bench short circuit evaluation is a practical verification of a reliable design. To have current limit while powering a MOSFET into short circuit conditions, it is preferred that the load supply sequences to turn on after the circuit breaker is armed as described in an earlier section.

## Power-Off Cycle

The system can be powered off by toggling the ON pin low. When ON is brought below 0.76 V for $5 \mu \mathrm{~s}$, the GATE and READY pins are pulled low. The system resets when ON is brought below 0.4 V for $80 \mu \mathrm{~s}$.

## MOSFET Selection

The LTC4213 is designed to be used with logic (5V) and sub-logic (3V) MOSFETs for $\mathrm{V}_{\text {CC }}$ potentials above 2.97 V with $\Delta V_{G S M A X}$ exceeding 4.5 V . For a $V_{C C}$ supply range between 2.3 V and 2.97 V , sub-logic MOSFETs should be used as the minimum $\Delta \mathrm{V}_{\text {GSMAX }}$ is less than 4.5 V .

The selected MOSFETV $V_{G S}$ absolute maximum rating should meet the LTC4213 maximum $\Delta \mathrm{V}_{\mathrm{GSMAX}}$ of 8 V .
Other MOSFET criteria such as $V_{B D S S}$, $I_{D M A X}$, and $R_{D S O N}$ should be reviewed. Spikes and ringing above maximum operating voltage should be considered when choosing $V_{\text {BDSS }}$. I DMAX should be greater than the current limit. The maximum operating load current is determined by the $R_{\text {DSON }}$ value. See the section on "Calculating Current Limit" for details.

## Supply Requirements

The LTC4213 can be powered from a single supply or dual supply system. The load supply is connected to the SENSEP pin and the drain of the external MOSFET. In the single supply case, the $V_{C C}$ pin is connected to the load supply, preferably with an RC filter. With dual supplies, $V_{\text {CC }}$ is connected to an auxiliary bias supply $V_{\text {AUX }}$ where $V_{\text {AUX }}$ voltage should be greater or equal to the load supply voltage. The load supply voltage must be capable of sourcing more current than the circuit breaker limit. If the load supply current limit is below the circuit breaker trip current, the LTC4213 may not react when the output overloads. Furthermore, output overloads may trigger UVLO if the load supply has foldback current limit in a single supply system.

## $\mathrm{V}_{\text {IN }}$ Transient and Overvoltage Protection

Input transient spikes are commonly observed whenever the LTC4213 responds to overload. These spikes can be large in amplitude, especially given that large decoupling capacitors are absent in hot swap environments. These short spikes can be clipped with a transient suppressor of adequate voltage and power rating. In addition, the LTC4213 can detect a prolonged overvoltage condition. When

## APPLICATIONS INFORMATION

SENSEP exceeds $\mathrm{V}_{\mathrm{CC}}+0.7 \mathrm{~V}$ for more than 65 us , the LTC4213's internal overvoltage protection circuit activates and the GATE pin pulls down and turns off the external MOSFET.

## Typical Electronic Fuse Application for a Single Supply System

Figure 6 shows a single supply electronic fuse application. An RC filter at $V_{\text {cc }}$ pin filters out transient spikes. An optional Schottky diode can be added if severe $V_{C C}$ dips during a fault start-up condition is a concern. The use of the Schottky and RC filter combination is allowed if the load supply is above 2.9 V and the total voltage drop towards the $\mathrm{V}_{\text {cc }}$ pin is less than 0.4V. The LTC4213's internal UVLO filter further rejects bias supply's transients of less than treset. During power-up, it is good engineering practice to ensure that $V_{C c}$ is fully established before the ON pin enables the system at $\mathrm{V}_{\mathrm{ON}}=0.8 \mathrm{~V}$. In this application, the $\mathrm{V}_{\mathrm{CC}}$ voltage reached final value approximately after a $5.3 \bullet R_{1} C_{1}$ delay. This is followed by the 0 N pin exceeding 0.8 V after a $0.17 \cdot \mathrm{R}_{2} \mathrm{C}_{2}$ delay. The GATE pin starts up after an internal $\mathrm{t}_{\text {DEBOUNCE }}$ delay.

## Typical Single Supply Hot Swap ${ }^{\text {TM }}$ Application

A typical single supply Hot Swap application is shown in Figure 7. The RESET signal at the backplane is held low initially. When the PCB long edge makes contact the ON pin is held low ( $<0.4 \mathrm{~V}$ ) and the LTC4213 is kept in reset mode. When the short edge makes contact the $\mathrm{V}_{\text {IN }}$ load supply is connected to the card. The $V_{\text {cc }}$ is biased via the RC filter. The $\mathrm{V}_{\text {Out }}$ is pre-charged via R 5 . To power-up successfully, the R5 resistor value should be small enough to provide the load requirement and to overcome the 280 4 A current source sinking into the SENSEN pin. On the other hand, the R5 resistor value should be big enough avoiding big inrush current and preventing big short circuit current. When RESET signals high at backplane, C2 capacitor at the ON pin charges up via the $\mathrm{R} 3 / \mathrm{R} 2$ resistive divider. When ON pin voltage exceeds 0.8 V , the GATE pin begins to ramp up. When the GATE voltage peaks, the external MOSFET is fully turned on and the $\mathrm{V}_{\text {IN }}-$-to- $\mathrm{V}_{\text {OUT }}$ voltage drop reduces. In normal mode operation, the LTC4213 monitors the load current through the $\mathrm{R}_{\mathrm{DSON}}$ of the external MOSFET.
Hot Swap is a trademark of Linear Technology Corporation


Figure 6. Single Supply Electronic Fuse

## PACKAGE DESCRIPTION

DDB Package
8-Lead Plastic DFN ( $3 \mathrm{~mm} \times 2 \mathrm{~mm}$ )
(Reference LTC DWG \# 05-08-1702)


RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS



BOTTOM VIEW-EXPOSED PAD

NOTE:

1. DRAWING CONFORMS TO VERSION (WECD-1) IN JEDEC PACKAGE OUTLINE M0-229
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE

MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15 mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

## TYPICAL APPLICATION



Figure 7. Single Supply Hot Board Insertion

## RELATGD PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :--- | :--- | :--- |
| LTC1421 | Dual Channel, Hot SwapTM Controller | 24 -Pin, Operates from 3V to 12V and Supports -12V |
| LTC1422 | Single Channel, Hot Swap Controller in S0-8 | Operates from 2.7V to 12V, System Reset Output |
| LTC1642 | Fault Protected, Hot Swap Controller | Operates up to 16.5V, Overvoltage Protection to 33V |
| LTC1643AL/LTC1643AH | PCI Hot Swap Controllers | $3.3 \mathrm{~V}, 5 \mathrm{~V}$ and $\pm 12 \mathrm{~V}$ Supplies |
| LTC1645 | Dual Channel Hot Swap Controller | Operates from 1.2V to 12V, Power Sequencing |
| LTC1647 | Dual Channel, Hot Swap Controller | Operates from 2.7V to 16.5V |
| LTC4210 | Single Channel, Hot Swap Controller in SOT-23 | Operates from 2.7V to 16.5V, Multifunction Current Control |
| LTC4211 | Single Channel, Hot Swap Controller in MSOP | 2.5 V to 16.5V, Multifunction Current Control |
| LTC4216 | Ultra Low Voltage Hot Swap Controller | Operates from 2.7V to 16.5V, Multifunction Current |
| LTC4221 | Dual Channel, Hot Swap Controller | Protects Load Voltages from 0V to 6V |
| LTC4230 | Triple Channel, Hot Swap Controller | 1.7 V to 16.5V, Multifunction Current Control |
| LTC4251 | -48V Hot Swap Controller in SOT-23 | -48 V Hot Swap Controller, Active Current Limiting |
| LTC4252 | -48V Hot Swap Controller in MSOP | Active Current Limiting with Drain Acceleration |
| LTC4253 | -48V Hot Swap Controller and Sequencer | Active Current Limiting with Drain Acceleration and Three <br> Sequenced Power Good Outputs |


[^0]:    $\boldsymbol{\mathcal { Y }}$, LTC and LT are registered trademarks of Linear Technology Corporation．
    No R ${ }_{\text {SENSE }}$ is a trademark of Linear Technology Corporation．All other trademarks are the property of their respective owners．

