

March 1989 Revised March 2000

### **DM74LS33**

## **Quad 2-Input NOR Buffer with Open-Collector Outputs**

#### **General Description**


This device contains four independent gates each of which perform the logic NOR function. Outputs are open-collector

#### **Ordering Code:**

Order Number	Package Number	Package Description		
DM74LS33M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow		
DM74LS33N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide		

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Connection Diagram**



#### **Function Table**

 $Y = \overline{A} + \overline{B}$ 

H = HIGH Logic Level L = LOW Logic Level

#### **Absolute Maximum Ratings**(Note 1)

Supply Voltage 7V Input Voltage 7V Output Voltage 7V Operating Free Air Temperature Range  $0^{\circ}\text{C to } +70^{\circ}\text{C}$  Storage Temperature Range  $-65^{\circ}\text{C to } +150^{\circ}\text{C}$ 

the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 1: The "Absolute Maximum Ratings" are those values beyond which

#### **Recommended Operating Conditions**

Symbol	Parameter	Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage	4.75	5	5.25	V
V <sub>IH</sub>	HIGH Level Input Voltage	2			V
V <sub>IL</sub>	LOW Level Input Voltage			0.8	V
V <sub>OH</sub>	HIGH Level Output Voltage			5.5	V
I <sub>OL</sub>	LOW Level Output Current			24	mA
T <sub>A</sub>	Free Air Operating Temperature	0		70	°C

#### **Electrical Characteristics**

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.5	V
I <sub>CEX</sub>	HIGH Level	$V_{CC} = Min, V_O = 5.5V,$			100	μА
	Output Current	V <sub>IL</sub> = Max			100	μА
V <sub>OL</sub>	LOW Level	V <sub>CC</sub> = Min, I <sub>OL</sub> = Max,			0.5	
	Output Voltage	V <sub>IH</sub> = Min				V
		I <sub>OL</sub> = 12 mA, V <sub>CC</sub> = Min			0.4	
II	Input Current @ Max Input Voltage	V <sub>CC</sub> = Max, V <sub>I</sub> = 7V			0.1	mA
I <sub>IH</sub>	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.7V$			20	μΑ
I <sub>IL</sub>	LOW Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-0.4	mA
I <sub>CCH</sub>	Supply Current with	V <sub>CC</sub> = Max			3.6 m	mA
	Outputs HIGH	$V_{IN} = GND$			3.0	IIIA
I <sub>CCL</sub>	Supply Current with	V <sub>CC</sub> = Max			13.8	mA
	Outputs LOW	V <sub>IN</sub> = Open			13.0	ША

**Note 2:** All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .

#### **Switching Characteristics**

at  $V_{CC} = 5V$  and  $T_A = 25^{\circ}C$ 

Symbol	Parameter	R <sub>L</sub> = C <sub>L</sub> =	Units	
		Min	Max	
t <sub>PLH</sub>	Propagation Delay Time		22	ns
	LOW-to-HIGH Level Output		22	115
t <sub>PHL</sub>	Propagation Delay Time		22	ns
	HIGH-to-LOW Level Output		22	115

# 

14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow Package Number M14A

0.016 - 0.050 (0.406 - 1.270) TYP ALL LEADS

0.008 - 0.010 (0.203 - 0.254) TYP ALL LEADS

0.004 (0.102) ALL LEAD TIPS 0.014

0.050 (1.270) TYP  $\frac{0.014 - 0.020}{(0.356 - 0.508)} \text{ TYP}$ 

M14A (REV H)

0.008 (0.203) TYP

#### Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.770 (18.80 - 19.56)0.090 (2.286) 14 13 12 11 10 9 8 14 13 12 INDEX AREA 0.250 ± 0.010 (6.350 ± 0.254) PIN NO. 1 PIN NO. 1 IDENT 1 2 3 4 5 6 7 1 2 3 $\frac{0.092}{(2.337)}$ DIA 0.030 MAX (0.762) DEPTH OPTION 1 OPTION 02 $\frac{0.135 \pm 0.005}{(3.429 \pm 0.127)}$ 0.300 - 0.320 $\frac{0.630 - 8.128}{(7.620 - 8.128)}$ 0.060 0.145 - 0.2004° TYP Optional (1.651) (3.683 - 5.080) $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 0.020 (0.508) 0.125 - 0.150 $0.075 \pm 0.015$ $\overline{(3.175 - 3.810)}$ $(1.905 \pm 0.381)$ (7.112) MIN 0.014 - 0.0230.100 ± 0.010 (2.540 ± 0.254) (0.356 - 0.584) $\frac{0.050 \pm 0.010}{(1.270 - 0.254)}$ TYP 0.325 <sup>+0.040</sup> -0.015 8.255 + 1.016

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

N144 (REV.F)