

1.5MHz, 600mA, Synchronous Buck Regulator

Features

- 600mA Output Current
- 2.5V to 5.5V Input Voltage Range
- 1.5MHz Constant Frequency Operation
- Low Dropout Operation at 100% Duty Cycle
- Synchronous Topology:
 No Schottky Diode Required
- 0.6V Low Reference Voltage
- Shutdown Mode Supply Current Under 1mA
- Current Mode Operation for Excellent Line and Load Transient Response
- Over-Temperature Protection
- Over Current Protection
- SOT-23-5 Package
- Lead Free and Green Devices Available (RoHS Compliant)


General Description


The APW7101 is a high efficiency monolithic synchronous buck regulator. APW7101 operates with a constant 1.5MHz switching frequency and using the inductor current as a controlled quantity in the current mode architecture. The device is available in an adjustable version and fixed output voltages of 1.5V and 1.8V. The 2.5V to 5.5V input voltage range makes the APW7101 ideally suited for single Li-Ion battery powered applications. 100% duty cycle provides low dropout operation, extending battery life in portable electrical devices. The internally fixed 1.5MHz operating frequency allows the use of small surface mount inductors and capacitors. The synchronous switches included inside increase the efficiency and eliminate the need for an external Schottky diode. Low output voltages are easily supported with the 0.6V feedback reference voltage. The APW7101 is available in a low profile SOT package for saving the printed circuit board area.

Applications

- Cellular Telephones
- Personal Information Appliances
- Wireless and DSL Modems
- MP3 Players
- Digital Still Cameras
- Portable Instruments

Pin Configuration






ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.



Ordering and Marking Information



Note: ANPEC lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020C for MSL classification at lead-free peak reflow temperature. ANPEC defines "Green" to mean lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed 900ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500ppm by weight).

Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
V _{CC}	Input Supply Voltage (VCC to GND)	-0.3V to 6V	V
V_{RUN}	RUN Pin Voltage	-0.3V to (VCC+0.3V)	V
V_{FB}	Feedback Voltage	-0.3V to (VCC+0.3V)	V
V_{SW}	Switching Voltage	-0.3V to (VCC+0.3V)	V
I _{SW_PEAK}	Peak SW Current	1.3	Α
P _D	Average Power Dissipation	0.5	W
T_J	Junction Temperature, T _A < 50°	150	°C
T _{STG}	Storage Temperature	-65 ~ 150	°C
T_{SDR}	Maximum Lead Soldering Temperature, 10 Seconds	260	°C

Thermal Characteristics

Symbol	Parameter	Typical Value	Unit
θ_{JA}	Junction to Ambient Thermal Resistance in Free Air	250	°C/W



Electrical Characteristics

The * denotes the specifications that apply over $T_A = -40^{\circ}C \sim 85^{\circ}C$, otherwise specifications are at $T_A = 25^{\circ}C$.

		Test conditions		APW7101			
Symbol	Parameter			Min.	Тур.	Max.	Unit
I _{VFB}	Feedback Current		*	-30	ı	30	nA
V _{IN}	Input Voltage Range	*Note	*	2.5	ı	5.5	V
V_{FB}	Regulated Feedback Voltage	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85^{\circ}\text{C}$	*	0.585	0.6	0.615	V
ΔV_{FB}	Reference Voltage Line Regulation	V _{IN} = 2.5V to 5.5V	*	-	0.04	0.4	%/V
.,	D 1 1 1 0 1 1 1 1 1 1	APW7101-1.5, I _{OUT} = 100mA	*	1.455	1.500	1.545	V
V _{OUT}	Regulated Output Voltage	APW7101-1.8, I _{OUT} =100mA	*	1.746	1.800	1.854	٧
ΔV_{OUT}	Output Voltage Line Regulation	V _{IN} = 2.5V to 5.5V	*	-	0.04	0.4	%/V
I _{PK}	Peak Inductor Current	$V_{IN} = 3V$, $V_{FB} = 0.5V$ or $V_{OUT} = 90\%$ Duty $< 35\%$		0.75	1	1.25	А
V_{LOADR}	Output Voltage Load Regulation			-	0.5		%
ΙQ	Quiescent Current	Duty Cycle = 0; V _{FB} = 1.5V		-	300	400	μΑ
I_{Q_SD}	Quiescent Current in Shutdown			-	0.1	1	μΑ
fosc	Oscillator Frequency	$V_{FB} = 0.6V \text{ or } V_{OUT} = 100\%$		1.2	1.5	1.8	MHz
f _{OSC_FFB}	Frequency Foldback	$V_{FB} = 0V$ or $V_{OUT} = 0V$		ı	300	ı	kHz
R _{DSON_P}	On Resistance of P MOSFET	I _{SW} = 100mA		1	0.4	0.5	Ω
R _{DSON_N}	On Resistance of N MOSFET	I _{SW} = -100mA		ı	0.35	0.45	Ω
I _{LSW}	SW Leakage Current	$V_{RUN} = 0V$, $V_{SW} = 0V$ or 5V, $V_{IN} = 5V$		1	±0.01	±1	μΑ
V _{RUN}	RUN Threashold		*	0.3	1	1.5	٧
I _{RUN}	RUN Leakage Current		*	-	±0.01	±1	μА


Note: The Maximum output current didn't reach 600mA when the supply voltage below 2.7V.

Pin Descrpition


No.	PIN	FUNCTION
1	RUN	Control input pin. Forcing this pin above 1.5V enables APW7101. Forcing this pin below 0.3V shuts down APW7101. In shutdown situation, all functions are disabled to decrease the supply current below $1\mu A$. There is no pull high or pull low ability inside.
2	GND	Ground pin.
3	SW	Connected this pin to the inductor of the power stage. This pin connected to the drain terminals of the main and synchronous power MOSFET switches inside.
4	V _{IN}	Must be closely decoupled to GND with 4.7μF or greater ceramic capacitor.
5	V _{FB} /V _{OUT}	In the adjustable version, feedback function is available. The feedback voltage decided by an external resistive divider across the output. In the fixed version, an internal resistive divider divides the output voltage down for comparison to the internal reference voltage.




Block Diagram



Application Circuit






C_{IN}: Murata GRM31CR61C475K


C_{OUT}: Murata GRM31CR61A106K

L: Gotrend GTSD53




Typical Operating Characteristics






Oscillator Frequency vs Supply Voltage





RDS(ON) vs Temperature






Typical Operating Characteristics (Cont.)






Efficiency vs Output Current




Efficiency vs Output Current






Typical Operating Characteristics (Cont.)


Efficiency vs Output Current




Output Voltage vs Output Current



Efficiency vs Input Voltage




Efficiency vs Input Voltage






Typical Operating Characteristics (Cont.)







Dynamic Supply Current vs Supply Voltage



P-FET Leakage vs Temperature



N-FET Leakage vs Temperature





Function Description

Main Control Loop

The APW7101 uses a constant frequency, current mode step-down architecture. Both the main and synchronous switches are internal to reduce the external components. During normal operation, the internal PMOSFET is turned on, but is turned off when the inductor current at the input of I_{COMP} to reset the RS latch. The load current increases, it causes a slight decrease in the feedback voltage, which in turn, causes the EA's output voltage to increase until the average inductor current matches the new load current. While the internal power PMOSFET is off, the internal power NMOSFET is turned on until the inductor current starts to reverse, as indicated by the current reversal comparator I_{RCMP} , or the beginning of next cycle. When the NMOSFET is turned off by I_{RCMP} , it operates in the discontinuous conduction mode.

Pulse Skipping Mode Operation

At light load with a relative small inductance, the inductor current may reach zero. The internal power NMOSFET is turned off by the current reversal comparator, I_{RCMP}, and the switching voltage will ring. This is discontinuous mode operation, and is normal behavior for the switching regulator. At very light load, the APW7101 will automatically skip some pulses in the pulse skipping mode to maintain the output regulation. The skipping process modulates smoothly depend on the load.

Short Circuit Protection

In the short circuit situation, the output voltage is almost zero volts. Output current is limited by the I_{COMP} to prevent the damage of electrical circuit. In the normal operation, the two straight line of the inductor current ripple have the same height, it means the volts-seconds product is the same. When the short circuit operation occurs, the output voltage down to zero leads to the voltage across the inductor maximum in the on period and the voltage across the inductor minimum in the off period. In order to maintain the volts-seconds balance, the off-time must be extended to prevent the inductor current run away. Frequency decay will extend the switching period to provide more times to the off-period, then the inductor

current has to restrict to protect the electrical circuit in the short situation.

Dropout Operation

As the input supply voltage decreases to a value approaching the output voltage, the duty cycle increases toward the maximum on time. Further reduction of the supply voltage forces the main switch to remain on for more than one cycle until it reaches 100% duty cycle. The output voltage will then be determined by the input voltage minus the voltage drop across the PMOSFET and the inductor.

An important detail to remember is that on resistance of PMOSFET switch will increase at low input supply voltage. Therefore, the user should calculate the power dissipation when the APW7101 is used at 100% duty cycle with low input voltage.

Slope Compensation

Slope compensation provides stability in constant frequency current mode architecture by preventing subharmonic oscillations at high duty cycle. It is accomplished internally by adding a compensating ramp to the inductor current signal at duty cycle in excess of 40%. Normally, this results in a reduction of maximum inductor peak current for duty cycles greater than 40%. In the APW7101, the reduction of inductor peak current recovered by a special skill at high duty ratio. This allows the maximum inductor peak current maintain a constant level through all duty ratio.



Application Information

Inductor Selection

Due to the high switching frequency as 1.5MHz, the inductor value of the application field of APW7101 is usually from 1μ H to 4.7μ H. The criterion to select a suitable inductor is dependent on the worst current ripple throughout the inductor. The worst current ripple defines as 40% of the fully load capability. In the APW7101 applications, the worst value of current ripple is 240mA, the 40% of 600mA. Evaluate L by equation (1):

$$L = \frac{\left(V_{IN} - V_{OUT}\right) \cdot V_{OUT}}{V_{IN}} \cdot \frac{1}{\Delta I_{L} \cdot f_{S}} \quad(1)$$

where $\rm f_s$ is the switching frequency of APW7101 and $\rm \Delta I_L$ is the value of the worst current ripple, it can be any value of current ripple that smaller than the worst value you can accept. In order to perform high efficiency, selecting a low DC resistance inductor is a helpful way. Another important parameter is the DC current rating of the inductor. The minimum value of DC current rating equals the full load value of 600mA, plus the half of the worst current ripple, 120mA. Choose inductors with suitable DC current rating to ensure the inductors don't operate in the saturation.

Input Capacitor Selection

The input capacitor must be able to support the maximum input operating voltage and maximum RMS input current. The Buck converter absorbs current from input in pulses.





Figure-1

Figure-1 shows a schematic of a Buck structure. The waveforms is shown as Figure-2.



Observe the waveform of $I(C_{_{\mbox{\scriptsize IN}}})$, the RMS value of $I(C_{_{\mbox{\scriptsize IN}}})$ is

$$I(C_{_{IN}}) = \sqrt{\left[\left(I_{_{OUT}} - I_{_{IN}} \right)^2 \cdot \sqrt{D} \right]^2 + \left(I_{_{IN}} \cdot \sqrt{1 - D} \right)^2} \quad(2)$$

Replace D and $\boldsymbol{I}_{\scriptscriptstyle{IN}}$ by following relation:

$$D = \frac{V_{OUT}}{V_{IN}} \dots (3)$$

$$I_{IN} = D \cdot I_{OUT}$$
(4)

The RMS value of input capacitor current equal:

$$I(C_{IN}) = I_{OUT} \cdot \sqrt{D(1-D)} \quad \dots (5)$$

When D=0.5 the RMS current of input capacitor will be maximum value. Use this value to choose the input capacitor with suitable current rating.



Application Information (Cont.)

Output Capacitor Selection

The output voltage ripple is a significant parameter to estimate the performance of a convertor. There are two discrete components that affect the output voltage ripple bigger or smaller. It is recommended to use the criterion has mentioned above to choose a suitable inductor. Then based on this known inductor current ripple condition, the value and properties of output capacitor will affect the output voltage ripple better or worse. The output voltage ripple consists of two portions, one is the product of ESR and inductor current ripple, the other portion is the function of the inductor current ripple and the output capacitance. Figure-3 shows the waveforms to explain the part decided by the output capacitance.




Figure-3

Evaluate the ΔV_{OUT1} by the ideal of energy equalization. According to the definition of Q,

$$Q = \frac{1}{2} \left(\frac{1}{2} \Delta I_{L} \cdot \frac{1}{2} T_{S} \right) = C_{OUT} \cdot \Delta V_{OUT1} \dots (6)$$

where T_s is the inverse of switching frequency and the ΔI_L is the inductor current ripple. Move the C_{OUT} to the left side to estimate the value of ΔV_{OUT} , as equation (7).

$$\Delta V_{\text{OUT1}} = \frac{\Delta I_{\text{L}} \cdot T_{\text{S}}}{8 \cdot C_{\text{OUT}}} \ \dots \dots (7)$$

As mentioned above, one part of output voltage ripple is the product of the inductor current ripple and ESR of output capacitor. The equation (8) explains the output voltage ripple estimation.

$$\Delta V_{OUT} = \Delta I_{L} \cdot \left(ESL + \frac{T_{S}}{8 \cdot C_{OUT}} \right) \dots (8)$$

Thermal Consideration

APW7101 is a high efficiency switching converter, it means less power loss transferred into heat. Due to the on resistance difference between internal power PMOSFET and NMOSFET, the power dissipation in the high converting ratio is greater than low converting ratio. The worst case is in the dropout operation, the mainly conduction loss dissipate on the internal power PMOSFET. The power dissipation nearly defined as:

$$P_{D} = (I_{OUT})^{2} [R_{DS ONP} \cdot D + R_{DS ONN} \cdot (1 - D)] \dots (9)$$

APW7101 has internal over temperature protection. When the junction temperature reaches 150 centigrade, APW7101 will turn off both internal power PMOSFET and NMOSFET. The estimation of the junction temperature, T,, defined as:

$$T_{\perp} = P_{D} \cdot \theta_{\perp A}$$
(10)

where the $\theta_{\mbox{\tiny JA}}$ is the thermal resistance of the package utilized by APW7101.

Output Voltage Setting

APW7101 has the adjustable version for output voltage setting by the users. A suggestion of maximum value of RF2 is $200k\Omega$ to keep the minimum current that provides enough noise rejection ability through the resistor divider. The output voltage programmed by the equation:

$$V_{OUT} = 0.6 \cdot \left(1 + \frac{R_{F1}}{R_{F2}}\right) \dots (11)$$

APW7101

R_{F1}

R_{F2}




Application Description (Cont.)

PCB Layout Consideration

APW7101 is a high efficiency DC-DC converter which is a noise source in the electrical circuit by its switching operating. Some PCB layout considerations suppress the effect of switching operating by APW7101 itself to improve the better regulation.

- <1> Keep the power trace wide and short as possible. The power trace shows in the Figure-6 as thick solid lines.
- <2> Put the $\rm C_{IN}$ to VIN close and $\rm C_{OUT}$ near the inductor as possible.
- <3> Keep the ground terminal of $\rm C_{IN}$ and $\rm C_{OUT}$ as close as possible to minimize the AC current loop.
- <4> Put the voltage divider consist of $R_{\rm F1}$ and $R_{\rm F2}$ closely to FB, the connection path between $R_{\rm F1}$ and $V_{\rm OUT}$ must far away the SW to prevent the switch noise coupling into FB by crosstalk. If necessary, the connection path between $R_{\rm F1}$ and $V_{\rm OUT}$ must near to SW, put a ground trace between the feedback trace and SW to prevent the coupling.






Figure-6
Suggested layout Top Side





Figure-7
Suggested layout Button Side



Package Information

SOT-23-5




Ş		sc	T-23-5	
SYMBOL	MILLIM	ETERS	INC	HES
2	MIN.	MAX.	MIN.	MAX.
Α		1.45		0.057
A1	0.00	0.15	0.000	0.006
A2	0.90	1.30	0.035	0.051
b	0.30	0.50	0.012	0.020
С	0.08	0.22	0.003	0.009
D	2.70	3.10	0.106	0.122
Е	2.60	3.00	0.102	0.118
E1	1.40	1.80	0.055	0.071
е	0.95	BSC	0.03	7 BSC
e1	1.90 BSC		0.07	5 BSC
L	0.30	0.60	0.012	0.024
θ	0°	8°	0°	8°


Note: 1. Follow JEDEC TO-178 AA.

Dimension D and E1 do not include mold flash, protrusions or gate burrs. Mold flash, protrusion or gate burrs shall not exceed 10 mil per side.



Carrier Tape & Reel Dimensions





Application	Α	Н	T1	С	d	D	W	E1	F
	178.0 ± 2.00	50 MIN.	8.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	8.0±0.30	1.75 ±0.10	3.5 ±0.05
SOT-23-5	P0	P1	P2	D0	D1	Т	A0	В0	K0
	4.0 ± 0.10	4.0 ±0.10	2.0 ±0.05	1.5+0.10 -0.00	1.0 MIN.	0.6+0.00 -0.40	3.20 ±0.20	3.10 ±0.20	1.50 ±0.20


(mm)

Devices Per Unit

Package Type	Unit	Quantity
SOT-23-5	Tape & Reel	3000



Reflow Condition (IR/Convection or VPR Reflow)



Reliability Test Program

Test item	Method	Description
SOLDERABILITY	MIL-STD-883D-2003	245°C, 5 sec
HOLT	MIL-STD-883D-1005.7	1000 Hrs Bias @125°C
PCT	JESD-22-B, A102	168 Hrs, 100%RH, 121°C
TST	MIL-STD-883D-1011.9	-65°C~150°C, 200 Cycles
ESD	MIL-STD-883D-3015.7	VHBM > 2KV, VMM > 200V
Latch-Up	JESD 78	10ms, 1 _{tr} > 100mA

Classification Reflow Profiles

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Average ramp-up rate (T _L to T _P)	3°C/second max.	3°C/second max.
Preheat - Temperature Min (Tsmin) - Temperature Max (Tsmax) - Time (min to max) (ts)	100°C 150°C 60-120 seconds	150°C 200°C 60-180 seconds
Time maintained above: - Temperature (T _L) - Time (t _L)	183°C 60-150 seconds	217°C 60-150 seconds
Peak/Classification Temperature (Tp)	See table 1	See table 2
Time within 5°C of actual Peak Temperature (tp)	10-30 seconds	20-40 seconds
Ramp-down Rate	6°C/second max.	6°C/second max.
Time 25°C to Peak Temperature	6 minutes max.	8 minutes max.

Note: All temperatures refer to topside of the package. Measured on the body surface.



Classification Reflow Profiles (Cont.)

Table 1. SnPb Eutectic Process - Package Peak Reflow Temperatures

Package Thickness	Volume mm ³ <350	Volume mm³ ³350
<2.5 mm	240 +0/-5°C	225 +0/-5°C
≥2.5 mm	225 +0/-5°C	225 +0/-5°C

Table 2. Pb-free Process – Package Classification Reflow Temperatures

Package Thickness	Volume mm ³ <350	Volume mm ³ 350-2000	Volume mm ³ >2000
<1.6 mm	260 +0°C*	260 +0°C*	260 +0°C*
1.6 mm – 2.5 mm	260 +0°C*	250 +0°C*	245 +0°C*
≥2.5 mm	250 +0°C*	245 +0°C*	245 +0°C*

^{*}Tolerance: The device manufacturer/supplier **shall** assure process compatibility up to and including the stated classification temperature (this means Peak reflow temperature +0°C. For example 260°C+0°C) at the rated MSL level.

Customer Service

Anpec Electronics Corp.

Head Office:

No.6, Dusing 1st Road, SBIP,

Hsin-Chu, Taiwan Tel: 886-3-5642000 Fax: 886-3-5642050

Taipei Branch:

2F, No. 11, Lane 218, Sec 2 Jhongsing Rd., Sindian City, Taipei County 23146, Taiwan

Tel: 886-2-2910-3838 Fax: 886-2-2917-3838