



Sample &

Buv







SN54LVCH245A, SN74LVCH245A

SCES008P-JULY 1995-REVISED JULY 2014

(4)

SNx4LVCH245A Octal Bus Transceivers With 3-State Outputs

1 Features

- Operate From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 6.3 ns at 3.3 V
- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 >2 V at V_{CC} = 3.3 V, T_A = 25°C
- Support Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- I_{off} Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
- Bus Hold on Data Inputs Eliminates the Need for External Pullup or Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
- On Products Compliant to MIL-PRF-38535, All Parameters Are Tested Unless Otherwise Noted. On All Other Products, Production Processing Does Not Necessarily Include Testing of All Parameters.

4 Simplified Schematic

2 Applications


- Servers
- PCs and Notebooks
- Network Switches
- Wearable Health and Wellness Devices
- Telecom Infrastructures
- Electronic Points of Sale

3 Description

The SN54LVCH245A octal bus transceiver is designed for 2.7-V to 3.6-V V_{CC} operation, and the SN74LVCH245A octal bus transceiver is designed for 1.65-V to 3.6-V V_{CC} operation. Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

Device Information ⁽¹⁾								
PART NUMBER	PACKAGE	BODY SIZE (NOM)						
	SSOP (20)	7.20 mm × 5.30 mm						
	TVSOP (20)	5.00 mm × 4.40 mm						
SNx4LVCH245A	SOIC (20)	12.80 mm × 7.50 mm						
	SSOP (20)	12.60 mm × 5.30 mm						
	TSSOP (20)	6.50 mm × 4.40 mm						

(1) For all available packages, see the orderable addendum at the end of the data sheet.



To Seven Other Channels

NSTRUMENTS

EXAS

Table of Contents

1	Feat	ures 1
2	Арр	lications 1
3	Des	cription 1
4	Sim	plified Schematic1
5	Rev	ision History 2
6	Pin	Configuration and Functions 3
7	Spe	cifications5
	7.1	Absolute Maximum Ratings5
	7.2	Handling Ratings 5
	7.3	Recommended Operating Conditions 6
	7.4	Thermal Information 6
	7.5	Electrical Characteristics7
	7.6	Switching Characteristics, SN54LVCH245A8
	7.7	Switching Characteristics, SN74LVCH245A8
	7.8	Switching Characteristics, SN74LVCH245A8
	7.9	Operating Characteristics
	7.10	Typical Characteristics 9
8	Para	ameter Measurement Information 10

9	Deta	iled Description	<mark>1</mark> 1
	9.1	Overview	11
	9.2	Functional Block Diagram	11
	9.3	Feature Description	11
	9.4	Device Functional Modes	11
10	Арр	lication and Implementation	12
	10.1	Application Information	12
	10.2	Typical Application	12
11		er Supply Recommendations	
12	Layo	out	13
		Layout Guidelines	
		Layout Example	
13	Devi	ice and Documentation Support	14
	13.1	Related Links	
	13.2	Trademarks	14
	13.3	Electrostatic Discharge Caution	14
	13.4	Glossary	14
14	Mec Infor	hanical, Packaging, and Orderable mation	14


5 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Ch	anges from Revision O (December 2005) to Revision P	Page
•	Updated document to new TI data sheet standards.	1
•	Deleted Ordering Information table.	1
•	Updated I _{off} Feature bullet.	1
•	Added Military Disclaimer to Features list.	1
•	Added Applications.	1
•	Added Device Information table.	1
•	Added Handling Ratings table	
•	Changed MAX operating temperature to 125°C.	6
•	Added Thermal Information table.	6
•	Added –40°C TO 125°C to Electrical Characteristics table	7
•	Added data to -40°C TO 85°C Switching Characteristics table	8
•	Added Switching Characteristics table for -40°C to 125°C for SN74LVCH245A.	8
•	Added data to Operating Characteristics table.	8
•	Added Typical Characteristics.	
•	Added Detailed Description section	11
•	Added Application and Implementation section	12



6 Pin Configuration and Functions







Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME	1/0	DESCRIPTION
1	DIR	—	Direction pin
2	A1	I/O	A1 input or output
3	A2	I/O	A2 input or output
4	A3	I/O	A3 input or output
5	A4	I/O	A4 input or output
6	A5	I/O	A5 input or output
7	A6	I/O	A6 input or output
8	A7	I/O	A7 input or output
9	A8	I/O	A8 input or output
10	GND	—	Ground pin
11	Y8	I/O	Y8 input or output
12	Y7	I/O	Y7 input or output
13	Y6	I/O	Y6 input or output
14	Y5	I/O	Y5 input or output
15	Y4	I/O	Y4 input or output
16	Y3	I/O	Y3 input or output
17	Y2	I/O	Y2 input or output
18	Y1	I/O	Y1 input or output
19	OE	I	Output enable
20	VCC	_	Power pin

Copyright © 1995–2014, Texas Instruments Incorporated

Submit Documentation Feedback 3



GQN OR ZQN PACKAGE (TOP VIEW) 1 2 3 4 A () () () () B () () () () C () () () () D () () () ()

Table 1. Pin Assignments for GQN or ZQN Packages

0000

Е

	1	2	3	4
Α	A1	DIR	V _{CC}	ŌĒ
В	A3	B2	A2	B1
С	A5	A4	B4	B3
D	A7	B6	A6	B5
E	GND	A8	B8	B7



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	6.5	V
VI	Input voltage range ⁽²⁾		-0.5	6.5	V
Vo	Voltage range applied to any output in the h	nigh-impedance or power-off state ⁽²⁾	-0.5	6.5	V
Vo	Voltage range applied to any output in the h	high or low state ⁽²⁾⁽³⁾	-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
I _O	Continuous output current	Continuous output current		±50	mA
	Continuous current through V_{CC} or GND			±100	mA

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of V_{CC} is provided in the Recommended Operating Conditions table.

7.2 Handling Ratings

			MIN	MAX	UNIT	
T _{stg}	Storage temperature rang	orage temperature range				
V	Electrostatia discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	0	2000		
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	0	1500	v	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

SN54LVCH245A, SN74LVCH245A

SCES008P -JULY 1995-REVISED JULY 2014

NSTRUMENTS

EXAS

www.ti.com

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			SN54LVCH245A MIN MAX		SN74LV	CH245A	
					MIN MAX		UNIT
V	Supply voltage	Operating	2	3.6	1.65	3.6	V
V _{CC}	Supply voltage	Data retention only	1.5		1.5		v
		V _{CC} = 1.65 V to 1.95 V			$0.65 \times V_{CC}$		
V _{IH}	High-level input voltage	V_{CC} = 2.3 V to 2.7 V			1.7		V
		V_{CC} = 2.7 V to 3.6 V	2		2		
		V_{CC} = 1.65 V to 1.95 V				$0.35 \times V_{CC}$	
V _{IL}	Low-level input voltage	V_{CC} = 2.3 V to 2.7 V				0.7	V
		V _{CC} = 2.7 V to 3.6 V		0.8		0.8	
VI	Input voltage		0	5.5	0	5.5	V
V		High or low state	0	V_{CC}	0	V _{CC}	V
Vo	Output voltage	3-state	0	5.5	0	5.5	v
		V _{CC} = 1.65 V				-4	
	Ligh lovel output ourrest	V _{CC} = 2.3 V				-8	~ ^
I _{OH}	High-level output current	$V_{CC} = 2.7 V$		-12		-12	mA
		$V_{CC} = 3 V$		-24		-24	
		V _{CC} = 1.65 V				4	
		$V_{CC} = 2.3 V$				8	~ ^
I _{OL}	Low-level output current	$V_{CC} = 2.7 V$		12		12	mA
		$V_{CC} = 3 V$		24		24	
Δt/Δv	Input transition rise or fall rate			10		10	ns/V
T _A	Operating free-air temperature		-55	125	-40	125	°C

 All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, (SCBA004).

7.4 Thermal Information

		SN74LVCH245A								
	THERMAL METRIC ⁽¹⁾	DB	DGV	DW	GQN or ZQN	NS	PW	RGY	UNIT	
					20 PINS					
$R_{\theta JA}$	Junction-to-ambient thermal resistance	94.5	114.7	88.3	129.3	74.7	102.5	41.4		
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	56.2	29.8	51.1	75.3	40.5	35.9	47.7		
$R_{\theta JB}$	Junction-to-board thermal resistance	49.7	56.2	50.9	77.6	42.3	53.5	17.1		
ΨJT	Junction-to-top characterization parameter	18.1	0.8	20.0	2.6	14.3	2.2	1.4	°C/W	
Ψ _{JB}	Junction-to-board characterization parameter	49.2	55.5	50.5	73.2	41.9	52.9	17.1		
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	n/a	n/a	n/a	9.8		

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

6



7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

			SNE4L			-40°C	: ТО 85°С		–40°C	TO 125°C	:		
PARAMETER	TEST CONDITIONS	V _{cc}	SN54LVCH245A		SN74LVCH245A			SN74LVCH245A			UNIT		
			MIN	TYP MA	٩X	MIN	TYP ⁽¹⁾	MAX	MIN	TYP ⁽¹⁾	MAX		
	4004	1.65 V to 3.6 V				$V_{CC} - 0.2$			$V_{CC} - 0.2$				
	I _{OH} = −100 μA	2.7 V to 3.6 V	V _{CC} - 0.2										
V _{OH}	I _{OH} = -4 mA	1.65 V				1.2			1.2			V	
∙он	I _{OH} = -8 mA	2.3 V				1.7			1.7			v	
	40	2.7 V	2.2			2.2			2.2				
	I _{OH} = -12 mA	3 V	2.4			2.4			2.4				
	I _{OH} = -24 mA	3 V	2.2			2.2			2.2				
	L _ 100 uA	1.65 V to 3.6 V						0.2			0.20		
	I _{OL} = 100 μA	2.7 V to 3.6 V		().2								
V _{OL}	I _{OL} = 4 mA	1.65 V						0.45			0.45	V	
	I _{OL} = 8 mA	2.3 V						0.7			0.7		
	I _{OL} = 12 mA	2.7 V		0	0.4			0.4			0.4		
	I _{OL} = 24 mA	3 V		0.	55			0.55			0.55		
L Control inputs	$V_{I} = 0$ to 5.5 V	3.6 V		:	±5			±5			±5	μA	
l _{off}	$V_{\rm I}$ or $V_{\rm O}$ = 5.5 V	0						±10			±20	μA	
	V _I = 0.58 V	1.65 V				25			25				
	V _I = 1.07 V	1.05 V				-25			-25				
	V _I = 0.7 V	2.3 V				45			45				
I(hold)	V _I = 1.7 V	2.3 V				-45			-45			μA	
	V _I = 0.8 V	3 V	75			75			75				
	V ₁ = 2 V	3 V	-75			-75			-75				
	$V_{I} = 0$ to 3.6 V ⁽²⁾	3.6 V		±5	00			±500			±500		
I _{OZ} ⁽³⁾	$V_{O} = 0$ V or (V_{CC} to 5.5 V	2.3 V to 3.6 V		±	15			±5			±15	μA	
	$V_I = V_{CC}$ or GND				10			10			10		
lcc	$3.6 V \le V_1 \le 5.5$ $V_0 = V_1^{(4)}$	0 3.6 V			10			10			10	μA	
ΔI _{CC}	One input at V _{CC} $-$ 0.6 V Other inputs at V _{CC} or GND	, 2.7 V to 3.6 V		5	00			500			500	μA	
C _i Control inputs	$V_{I} = V_{CC}$ or GND	3.3 V		4	12		4					pF	
C _{io} A or B port	$V_0 = V_{CC}$ or GND	3.3 V		5.5	12		5.50				Τ	pF	

(1)

(2)

All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. This is the bus-hold maximum dynamic current required to switch the input from one state to another. For the total leakage current in an I/O port, please consult the $I_{I(hold)}$ specification for the input voltage condition $0 \text{ V} < V_I < V_{CC}$, and the I_{OZ} specification for the input voltage conditions $V_I = 0 \text{ V}$ or $V_I = V_{CC}$ to 5.5 V. The bus-hold current, at input voltage greater than V_{CC} , is pacificable (3) negligible.

(4) This applies in the disabled state only.

SN54LVCH245A, SN74LVCH245A

SCES008P -JULY 1995-REVISED JULY 2014

7.6 Switching Characteristics, SN54LVCH245A

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

		SN54LVCH245A		SN54LVCH245A			
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	
t _{pd}	A or B	B or A		8	1	7	ns
t _{en}	ŌĒ	A or B		9.5	1	8.5	ns
t _{dis}	ŌĒ	A or B		8.5	1	7.5	ns

7.7 Switching Characteristics, SN74LVCH245A

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

			SN74LVCH245A -40°C TO 85°C									
PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 1.8 \text{ V}$ $V_{CC} = 2.5 \text{ V}$ $V_{CC} = 2.7 \text{ V}$ $V_{CC} = 3.3 $ $\pm 0.15 \text{ V}$ $\pm 0.2 \text{ V}$ $V_{CC} = 2.7 \text{ V}$ $\pm 0.3 \text{ V}$		3.3 V 5 V	UNIT						
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
t _{pd}	A or B	B or A		12.7		8.3		7.3	1.5	6.3	ns	
t _{en}	OE	A or B		15.3		10.5		9.5	1.5	8.5	ns	
t _{dis}	OE	A or B		17		9.5		8.5	1.5	7.5	ns	
t _{sk(o)}				1		1		1		1	ns	

7.8 Switching Characteristics, SN74LVCH245A

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

						5	SN74LV	CH245A					
	FROM	то	TEST	–40°C TO 125°C									
PARAMETER	(INPUT)	(OUTPUT)	CONDITIONS	V _{CC} = ± 0.1		V _{CC} = 2 ± 0.2		V _{CC} =	V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
t _{pd}	A or B	B or A			13.7		9.1		7.8	1.5	6.7	ns	
t _{en}	OE	A or B			16.8		12		10	1.5	9.1	ns	
t _{dis}	OE	A or B			18		10.5		8.7	1.5	7.8	ns	
t _{PLH}	А	Y		5.4	7.5	1	8.5	1	8.5	1	9.5		
t _{PHL}	А	ř	C _L = 50 pF	5.4	7.5	1	8.5	1	8.5	1	9.5	ns	
t _{PZH}	OE	Y	C ₁ = 50 pF	6.2	9.3	1	10.5	1	10.5	1	11.5	20	
t _{PZL}	UE	T	$C_L = 50 \text{ pr}$	6.2	9.3	1	10.5	1	10.5	1	11.5	ns	
t _{PHZ}	OE	Y		6.7	9.2	1	10.5	1	10.5	1	11		
t _{PLZ}	UE	ř	C _L = 50 pF	6.7	9.2	1	10.5	1	10.5	1	11	ns	
t _{sk(o)}			C _L = 50 pF		1 ⁽¹⁾		1		1		1	ns	

(1) On products compliant to MIL-PRF-38535, this parameter does not apply.

7.9 Operating Characteristics


 $T_A = 25^{\circ}C$

	PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT	
C	Power dissipation capacitance	Outputs enabled	f 10 MU	42	43	47	~F	
C _{pd}	per transceiver	Outputs disabled	f = 10 MHz	1	1	2	pF	


TEXAS INSTRUMENTS



7.10 Typical Characteristics





8 Parameter Measurement Information




TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

	IN	PUTS		N	•	-	
V _{CC}	VI	t _r /t _f	V _M	V _{LOAD}	CL	RL	V_{Δ}
1.8 V \pm 0.15 V	V _{CC}	≤2 ns	V _{CC} /2	$2 \times V_{CC}$	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	V _{CC}	≤2 ns	V _{CC} /2	$2 \times V_{CC}$	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V







ENABLE AND DISABLE TIMES

LOW- AND HIGH-LEVEL ENABLING

VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω.
- D. The outputs are measured one at a time with, one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms



9 Detailed Description


9.1 Overview

The SN54LVCH245A octal bus transceiver is designed for 2.7-V to 3.6-V V_{CC} operation, and the SN74LVCH245A octal bus transceiver is designed for 1.65-V to 3.6-V V_{CC} operation. Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

These devices are designed for asynchronous communication between data buses. These devices transmit data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so the buses are effectively isolated.

These devices are fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended. The bus-hold circuitry is part of the input circuit and is not disabled by \overline{OE} or DIR.

9.2 Functional Block Diagram



To Seven Other Channels

9.3 Feature Description

- Wide operating voltage range from 1.65 V to 3.6 V
- Allows down voltage translation
- Inputs accept voltages to 5.5 V
- + $\rm I_{off}$ feature allows voltages on the inputs and outputs when $\rm V_{CC}$ is 0 V

9.4 Device Functional Modes

1	INP	UTS	OPERATION
	OE	DIR	OPERATION
	L	L	B data to A bus
	L	Н	A data to B bus
	н	Х	Isolation

Table 2. Function Table

10 Application and Implementation

10.1 Application Information

The SN74LVCH245A device is a high-drive CMOS device that can be used for a multitude of bus interface type applications where the data needs to be transmitted and received. It can produce 24 mA of drive current at 3.3 V. Therefore, this device is ideal for driving multiple outputs and for high-speed applications up to 100 Mhz. The inputs are 5.5-V tolerant allowing the devices to translate down to V_{CC} .

10.2 Typical Application




Figure 4. Typical Application Diagram

10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads; therefore, routing and load conditions should be considered to prevent ringing.

10.2.2 Detailed Design Procedure


- 1. Recommended Input Conditions
 - Rise time and fall time specs: See ($\Delta t/\Delta V$) in the *Recommended Operating Conditions* table.
 - Specified high and low levels: See (V_{IH} and V_{IL}) in the *Recommended Operating Conditions* table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC} .
- 2. Recommend Output Conditions
 - Load currents should not exceed 25 mA per output and 50 mA total for the part.
 - Outputs should not be pulled above V_{CC}.





Typical Application (continued)

10.2.3 Application Curves



11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 µf is recommended; if there are multiple V_{CC} pins, then 0.01 µf or 0.022 µf is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 µf and a 1 µf are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

12 Layout

12.1 Layout Guidelines

When using multiple-bit logic devices, inputs should never float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Figure 6 specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is generally acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the output section of the part when asserted. This will not disable the input section of the I/Os, so they cannot float when disabled.

12.2 Layout Example




Figure 6. Layout Diagram

13 Device and Documentation Support

13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN54LVCH245A	Click here	Click here	Click here	Click here	Click here
SN74LVCH245A	Click here	Click here	Click here	Click here	Click here

Table 3. Related Links

13.2 Trademarks

All trademarks are the property of their respective owners.

13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





25-Oct-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-9754301Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9754301Q2A SNJ54LVCH 245AFK	Samples
5962-9754301QRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9754301QR A SNJ54LVCH245AJ	Samples
5962-9754301QSA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9754301QS A SNJ54LVCH245AW	Samples
5962-9754301V2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9754301V2A SNV54LVCH 245AFK	Samples
5962-9754301VRA	ACTIVE	CDIP	J	20	20	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9754301VR A SNV54LVCH245AJ	Samples
5962-9754301VSA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9754301VS A SNV54LVCH245AW	Samples
SN74LVCH245ADBLE	OBSOLETE	SSOP	DB	20		TBD	Call TI	Call TI	-40 to 85		
SN74LVCH245ADBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LCH245A	Samples
SN74LVCH245ADBRE4	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LCH245A	Samples
SN74LVCH245ADGVR	ACTIVE	TVSOP	DGV	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LCH245A	Samples
SN74LVCH245ADGVRE4	ACTIVE	TVSOP	DGV	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LCH245A	Samples
SN74LVCH245ADW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCH245A	Samples
SN74LVCH245ADWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCH245A	Samples
SN74LVCH245ADWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCH245A	Samples



PACKAGE OPTION ADDENDUM

25-Oct-2016

Orderable Device	Status	Package Type	-	Pins		Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74LVCH245ANSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCH245A	Samples
SN74LVCH245APW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LCH245A	Samples
SN74LVCH245APWE4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LCH245A	Samples
SN74LVCH245APWLE	OBSOLETE	TSSOP	PW	20		TBD	Call TI	Call TI	-40 to 85		
SN74LVCH245APWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 85	LCH245A	Samples
SN74LVCH245APWRE4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LCH245A	Samples
SN74LVCH245APWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LCH245A	Samples
SN74LVCH245APWT	ACTIVE	TSSOP	PW	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LCH245A	Samples
SN74LVCH245APWTG4	ACTIVE	TSSOP	PW	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LCH245A	Samples
SN74LVCH245ARGYR	ACTIVE	VQFN	RGY	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LCH245A	Samples
SN74LVCH245ARGYRG4	ACTIVE	VQFN	RGY	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LCH245A	Samples
SN74LVCH245AZQNR	ACTIVE	BGA MICROSTAR JUNIOR	ZQN	20	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	LCH245A	Samples
SN74LVCH245AZXYR	ACTIVE	BGA MICROSTAR JUNIOR	ZXY	20	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	KH245A	Samples
SNJ54LVCH245AFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9754301Q2A SNJ54LVCH 245AFK	Samples
SNJ54LVCH245AJ	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9754301QR A SNJ54LVCH245AJ	Samples
SNJ54LVCH245AW	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9754301QS A SNJ54LVCH245AW	Samples



25-Oct-2016

(1) The marketing status values are defined as follows:
 ACTIVE: Product device recommended for new designs.
 LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
 NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
 PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
 OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54LVCH245A, SN54LVCH245A-SP, SN74LVCH245A :

• Catalog: SN74LVCH245A, SN54LVCH245A

• Automotive: SN74LVCH245A-Q1, SN74LVCH245A-Q1



PACKAGE OPTION ADDENDUM

25-Oct-2016

Military: SN54LVCH245A

• Space: SN54LVCH245A-SP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application

PACKAGE MATERIALS INFORMATION

www.ti.com


Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVCH245ADBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74LVCH245ADGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVCH245ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LVCH245ANSR	SO	NS	20	2000	330.0	24.4	9.0	13.0	2.4	12.0	24.0	Q1
SN74LVCH245APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LVCH245APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LVCH245APWRG4	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LVCH245APWT	TSSOP	PW	20	250	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LVCH245ARGYR	VQFN	RGY	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1
SN74LVCH245AZQNR	BGA MI CROSTA R JUNI OR	ZQN	20	1000	330.0	12.4	3.3	4.3	1.6	8.0	12.0	Q1
SN74LVCH245AZXYR	BGA MI CROSTA R JUNI OR	ZXY	20	2500	330.0	12.4	2.8	3.3	1.0	4.0	12.0	Q2

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

1-Nov-2016



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVCH245ADBR	SSOP	DB	20	2000	367.0	367.0	38.0
SN74LVCH245ADGVR	TVSOP	DGV	20	2000	367.0	367.0	35.0
SN74LVCH245ADWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74LVCH245ANSR	SO	NS	20	2000	367.0	367.0	45.0
SN74LVCH245APWR	TSSOP	PW	20	2000	364.0	364.0	27.0
SN74LVCH245APWR	TSSOP	PW	20	2000	367.0	367.0	38.0
SN74LVCH245APWRG4	TSSOP	PW	20	2000	367.0	367.0	38.0
SN74LVCH245APWT	TSSOP	PW	20	250	367.0	367.0	38.0
SN74LVCH245ARGYR	VQFN	RGY	20	3000	367.0	367.0	35.0
SN74LVCH245AZQNR	BGA MICROSTAR JUNIOR	ZQN	20	1000	336.6	336.6	28.6
SN74LVCH245AZXYR	BGA MICROSTAR JUNIOR	ZXY	20	2500	336.6	336.6	28.6

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).


B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



ZXY (S-PBGA-N20)

PLASTIC BALL GRID ARRAY



NOTES:

A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.

C. This package is a lead-free solder ball design.



MECHANICAL DATA



- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (R-PVQFN-N20)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. β . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice. В.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 D. Index point is provided on cap for terminal identification only.
 E. Falls within Mil-Std 1835 GDFP2-F20



ZQN (R-PBGA-N20)

PLASTIC BALL GRID ARRAY



A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BC-2.
- D. This package is lead-free. Refer to the 20 GQN package (drawing 4200704) for tin-lead (SnPb).



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated