

Linternational Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706 Tel: (520) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

PDS-1309B

## **SPECIFICATIONS**

At  $T_A = +25^{\circ}C$ ,  $V_S = \pm 15V$ , unless otherwise noted.

		OPA132P, U OPA2132P, U		OPA132PA, UA OPA2132PA, UA OPA4132PA, UA				
PARAMETER	CONDITION	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
OFFSET VOLTAGE Input Offset Voltage vs Temperature <sup>(1)</sup> vs Power Supply Channel Separation (dual and quad	Operating Temperature Range $V_S = \pm 2.5V$ to $\pm 18V$ $R_L = 2k\Omega$		±0.25 ±2 5 0.2	±0.5 ±10 15		±0.5 * *	±2 * 30	mV μV/°C μV/V μV/V
INPUT BIAS CURRENT Input Bias Current <sup>(2)</sup> vs Temperature Input Offset Current <sup>(2)</sup>	V <sub>CM</sub> = 0V V <sub>CM</sub> = 0V	See	+5 e Typical Cu ±2	±50 urve ±50		* *	*	рА рА
NOISE Input Voltage Noise Noise Density, f = 10Hz f = 10Hz f = 1kHz f = 10kHz Current Noise Density, f = 1kHz			23 10 8 8 3			* * *		nV/√Hz nV/√Hz nV/√Hz nV/√Hz fA/√Hz
INPUT VOLTAGE RANGE Common-Mode Voltage Range Common-Mode Rejection	V <sub>CM</sub> = -12.5V to +12.5V	(V–)+2.5 96	±13 100	(V+)-2.5	* 86	* 94	*	V dB
INPUT IMPEDANCE Differential Common-Mode	V <sub>CM</sub> = -12.5V to +12.5V		10 <sup>13</sup>    2 10 <sup>13</sup>    6			*		Ω    pF Ω    pF
OPEN-LOOP GAIN Open-Loop Voltage Gain	$\begin{split} R_L &= 10 k \Omega, \ V_0 = -14.5 V \ to \ +13.8 V \\ R_L &= 2 k \Omega, \ V_0 = -13.8 V \ to \ +13.5 V \\ R_L &= 600 \Omega, \ V_0 = -12.8 V \ to \ +12.5 V \end{split}$	110 110 110	120 126 130		104 104 104	* 120 120		dB dB dB
FREQUENCY RESPONSE Gain-Bandwidth Product Slew Rate Settling Time: 0.1% 0.01% Overload Recovery Time Total Harmonic Distortion + Noise	$\begin{array}{l} G = -1, \ 10V \ Step, \ C_L = 100 pF \\ G = -1, \ 10V \ Step, \ C_L = 100 pF \\ G = \pm 1 \\ 1 kHz, \ G = 1, \ V_O = 3.5 Vrms \\ R_L = 2 k\Omega \\ R_L = 600\Omega \end{array}$		8 ±20 0.7 1 0.5 0.00008 0.00009			* * * * *		MHz V/μs μs μs μs %
OUTPUT Voltage Output, Positive Negative Positive Negative Negative Short-Circuit Current Capacitive Load Drive (Stable Operation	$R_L = 10kΩ$ $R_L = 2kΩ$ $R_L = 600Ω$	(V+)-1.2 (V-)+0.5 (V+)-1.5 (V-)+1.2 (V+)-2.5 (V-)+2.2 See	(V–)+0.3 (V+)–1.2 (V–)+0.9 (V+)–2.0	Irve	* * * *	* * * * * *		V V V V V MA
POWER SUPPLY Specified Operating Voltage Operating Voltage Range Quiescent Current (per amplifier)	I <sub>O</sub> = 0	±2.5	±15 ±4	±18 ±4.8	*	*	*	V V mA
TEMPERATURE RANGE           Operating Range           Storage           Thermal Resistance, $\theta_{JA}$		40 40		+85 +125	*		*	°C ℃
8-Pin DIP SO-8 Surface-Mount 14-Pin DIP SO-14 Surface-Mount			100 150 80 110			* * *		°C/W °C/W °C/W °C/W

\*Specifications same as OPA132P, OPA132U.

NOTES: (1) Guaranteed by wafer test. (2) High-speed test at  $T_J = 25^{\circ}C$ .

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

0

### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, V+ to V	
Input Voltage	(V–) –0.7V to (V+) +0.7V
Output Short-Circuit <sup>(1)</sup>	Continuous
Operating Temperature	
Storage Temperature	40°C to +125°C
Junction Temperature	150°C
Lead Temperature (soldering, 10s)	300°C

NOTE: (1) Short-circuit to ground, one amplifier per package.

### **PACKAGE INFORMATION**

MODEL	PACKAGE	PACKAGE DRAWING NUMBER <sup>(1)</sup>
Single		
OPA132PA	8-Pin Plastic DIP	006
OPA132P	8-Pin Plastic DIP	006
OPA132UA	SO-8 Surface-Mount	182
OPA132U	SO-8 Surface-Mount	182
Dual		
OPA2132PA	8-Pin Plastic DIP	006
OPA2132P	8-Pin Plastic DIP	006
OPA2132UA	SO-8 Surface-Mount	182
OPA2132U	SO-8 Surface-Mount	182
Quad		
OPA4132PA	14-Pin Plastic DIP	010
OPA4132UA	SO-14 Surface-Mount	235

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

### **ORDERING INFORMATION**

MODEL	PACKAGE	TEMPERATURE RANGE		
Single OPA132PA OPA132P OPA132UA OPA132UA OPA132U	8-Pin Plastic DIP 8-Pin Plastic DIP SO-8 Surface-Mount SO-8 Surface-Mount	-40°C to +85°C -40°C to +85°C -40°C to +85°C -40°C to +85°C -40°C to +85°C		
<b>Dual</b> OPA2132PA OPA2132P OPA2132UA OPA2132U	8-Pin Plastic DIP 8-Pin Plastic DIP SO-8 Surface-Mount SO-8 Surface-Mount	-40°C to +85°C -40°C to +85°C -40°C to +85°C -40°C to +85°C -40°C to +85°C		
Quad OPA4132PA OPA4132UA	14-Pin Plastic DIP SO-14 Surface-Mount	–40°C to +85°C –40°C to +85°C		

## ELECTROSTATIC DISCHARGE SENSITIVITY


This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.





## **TYPICAL PERFORMANCE CURVES**


At  $T_{A}$  = +25°C,  $V_{S}$  =  $\pm 15V,$   $R_{L}$  =  $2k\Omega,$  unless otherwise noted.



















4

### **TYPICAL PERFORMANCE CURVES (CONT)**

At  $T_{A}$  = +25°C,  $V_{S}$  =  $\pm 15V,~R_{L}$  = 2k\Omega, unless otherwise noted.










TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY 0.01 Ŕ 2kO 600Ω 0.001 THD+Noise (%) G = +10 0.0001 G = +1 V<sub>O</sub> = 3.5Vrms 0.00001 10 100 1k 10k 100k Frequency (Hz)

OFFSET VOLTAGE DRIFT PRODUCTION DISTRIBUTION










# **TYPICAL PERFORMANCE CURVES (CONT)**


At  $T_{A}$  = +25°C,  $V_{S}$  =  $\pm 15V,$   $R_{L}$  = 2k\Omega, unless otherwise noted.



LARGE-SIGNAL STEP RESPONSE G = 1, C\_L = 100pF









### **APPLICATIONS INFORMATION**

OPA132 series op amps are unity-gain stable and suitable for a wide range of general-purpose applications. Power supply pins should be bypassed with 10nF ceramic capacitors or larger.

OPA132 op amps are free from unexpected output phasereversal common with FET op amps. Many FET-input op amps exhibit phase-reversal of the output when the input common-mode voltage range is exceeded. This can occur in voltage-follower circuits, causing serious problems in control loop applications. OPA132 series op amps are free from this undesirable behavior. All circuitry is completely independent in dual and quad versions, assuring normal behavior when one amplifier in a package is overdriven or short-circuited.

### **OPERATING VOLTAGE**

OPA132 series op amps operate with power supplies from  $\pm 2.5V$  to  $\pm 18V$  with excellent performance. Although specifications are production tested with  $\pm 15V$  supplies, most behavior remains unchanged throughout the full operating voltage range. Parameters which vary significantly with operating voltage are shown in the typical performance curves.

#### OFFSET VOLTAGE TRIM

Offset voltage of OPA132 series amplifiers is laser trimmed and usually requires no user adjustment. The OPA132 (single op amp version) provides offset voltage trim connections on pins 1 and 8. Offset voltage can be adjusted by connecting a potentiometer as shown in Figure 1. This adjustment should be used only to null the offset of the op amp, not to adjust system offset or offset produced by the signal source. Nulling offset could degrade the offset voltage drift behavior of the op amp. While it is not possible to predict the exact change in drift, the effect is usually small.




FIGURE 1. OPA132 Offset Voltage Trim Circuit.

#### **INPUT BIAS CURRENT**

The FET-inputs of the OPA132 series provide very low input bias current and cause negligible errors in most applications. For applications where low input bias current is crucial, junction temperature rise should be minimized. The input bias current of FET-input op amps increases with temperature as shown in the typical performance curve "Input Bias Current vs Temperature."

The OPA132 series may be operated at reduced power supply voltage to minimize power dissipation and temperature rise. Using  $\pm 3V$  supplies reduces power dissipation to one-fifth that at  $\pm 15V$ .

The dual and quad versions have higher total power dissipation than the single, leading to higher junction temperature. Thus, a warmed-up quad will have higher input bias current than a warmed-up single. Furthermore, an SOIC will generally have higher junction temperature than a DIP at the same ambient temperature because of a larger  $\theta_{JA}$ . Refer to the specifications table.

Circuit board layout can also help minimize junction temperature rise. Temperature rise can be minimized by soldering the devices to the circuit board rather than using a socket. Wide copper traces will also help dissipate the heat by acting as an additional heat sink.

Input stage cascode circuitry assures that the input bias current remains virtually unchanged throughout the full input common-mode range of the OPA132 series. See the typical performance curve "Input Bias Current vs Common-Mode Voltage."

