3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs

AD7854/AD7854L*

FEATURES
- Specified for VDD of 3 V to 5.5 V
- Read-Only Operation
  - AD7854–200 kSPS; AD7854L–100 kSPS
- System and Self-Calibration
- Low Power
  - Normal Operation
    - AD7854: 15 mW (VDD = 3 V)
    - AD7854L: 5.5 mW (VDD = 3 V)
  - Automatic Power-Down After Conversion (25 µW)
    - AD7854: 1.3 mW 10 kSPS
    - AD7854L: 650 µW 10 kSPS
- Flexible Parallel Interface
  - 12-Bit Parallel/8-Bit Parallel (AD7854)
  - 28-Lead DIP, SOIC and SSOP Packages (AD7854)
- APPLICATIONS
  - Battery-Powered Systems (Personal Digital Assistants, Medical Instruments, Mobile Communications)
  - Pen Computers
  - Instrumentation and Control Systems
  - High Speed Modems

GENERAL DESCRIPTION
The AD7854/AD7854L is a high speed, low power, 12-bit ADC that operates from a single 3 V or 5 V power supply, the AD7854 being optimized for speed and the AD7854L for low power. The ADC powers up with a set of default conditions at which time it can be operated as a read-only ADC. The ADC contains self-calibration and system calibration options to ensure accurate operation over time and temperature and has a number of power-down options for low power applications.

The AD7854 is capable of 200 kHz throughput rate while the AD7854L is capable of 100 kHz throughput rate. The input track-and-hold acquires a signal in 500 ns and features a pseudo-differential sampling scheme. The AD7854 and AD7854L input voltage range is 0 to VREF (unipolar) and –VREF/2 to +VREF/2, centered at VREF/2 (bipolar). The coding is straight binary in unipolar mode and twos complement in bipolar mode. Input signal range is to the supply and the part is capable of converting full-power signals to 100 kHz.

CMOS construction ensures low power dissipation of typically 5.4 mW for normal operation and 3.6 µW in power-down mode. The part is available in 28-lead, 0.6 inch wide dual-in-line package (DIP), 28-lead small outline (SOIC) and 28-lead small shrink outline (SSOP) packages.

PRODUCT HIGHLIGHTS
1. Operation with either 3 V or 5 V power supplies.
2. Flexible power management options including automatic power-down after conversion. By using the power management options a superior power performance at slower throughput rates can be achieved:
   - AD7854: 1 mW typ @ 10 kSPS
   - AD7854L: 1 mW typ @ 20 kSPS
3. Operates with reference voltages from 1.2 V to AVDD.
4. Analog input ranges from 0 V to AVDD.
5. Self-calibration and system calibration.
7. Lower power version AD7854L.

*Patent pending.
See Page 27 for data sheet index.
### AD7854/AD7854L—SPECIFICATIONS

**Parameter** | A Version<sup>1</sup> | B Version<sup>1</sup> | S Version<sup>1</sup> | Units | Test Conditions/Comments
--- | --- | --- | --- | --- | ---
**DYNAMIC PERFORMANCE**

Signal to Noise + Distortion Ratio<sup>1</sup> (SNR) | 70 | 71 | 70 | dB min | Typically SNR is 72 dB

Total Harmonic Distortion (THD) | –78 | –78 | –78 | dB max | V<sub>IN</sub> = 10 kHz Sine Wave, f<sub>SAMPLE</sub> = 200 kHz

Peak Harmonic or Spurious Noise | –78 | –78 | –78 | dB max | V<sub>IN</sub> = 10 kHz Sine Wave, f<sub>SAMPLE</sub> = 200 kHz

Intermodulation Distortion (IMD)

Second Order Terms | –78 | –78 | –78 | dB typ | fa = 9.983 kHz, fb = 10.05 kHz, f<sub>SAMPLE</sub> = 200 kHz

Third Order Terms | –78 | –78 | –78 | dB typ | fa = 9.983 kHz, fb = 10.05 kHz, f<sub>SAMPLE</sub> = 200 kHz

**DC ACCURACY**

Resolution | 12 | 12 | 12 | Bits | 5 V Reference V<sub>DD</sub> = 5 V

Integral Nonlinearity | ±1 | ±0.5 | ±1 | LSB max | Guaranteed No Missed Codes to 12 Bits

Differential Nonlinearity | ±1 | ±1 | ±1 | LSB max |

Unipolar Offset Error | ±3 | ±3 | ±4 | LSB max |

Unipolar Gain Error | ±2 | ±2 | ±2 | LSB typ |

Bipolar Positive Full-Scale Error | ±4 | ±4 | ±5 | LSB max |

Bipolar Negative Full-Scale Error | ±2 | ±2 | ±5 | LSB max |

Bipolar Zero Error | ±4 | ±4 | ±5 | LSB max |

**ANALOG INPUT**

Input Voltage Ranges | 0 to V<sub>REF</sub> | 0 to V<sub>REF</sub> | 0 to V<sub>REF</sub> | Volts | i.e., AIN(+)= AIN(–) = 0 to V<sub>REF</sub>, AIN(+) can be biased up but AIN(–) cannot go below AIN(–).

Leakage Current | ±1 | ±1 | ±1 | µA max |

Input Capacitance | 20 | 20 | 20 | pF typ |

**REFERENCE INPUT/OUTPUT**

REF<sub>IN</sub> Input Voltage Range | 2.3/V<sub>DD</sub> | 2.3/V<sub>DD</sub> | 2.3/V<sub>DD</sub> | V min/max | Functional from 1.2 V

Input Impedance | 150 | 150 | 150 | kΩ typ |

REF<sub>OUT</sub> Output Voltage | 2.3/2.75 | 2.3/2.75 | 2.3/2.75 | V min/max |

REF<sub>OUT</sub> Tempco | 20 | 20 | 20 | ppm/°C typ |

**LOGIC INPUTS**

Input High Voltage, V<sub>INH</sub> | 3 | 3 | 3 | V min | AV<sub>DD</sub> = DV<sub>DD</sub> = 4.5 V to 5.5 V

Input Low Voltage, V<sub>INL</sub> | 0.4 | 0.4 | 0.4 | V max | AV<sub>DD</sub> = DV<sub>DD</sub> = 4.5 V to 5.5 V

Input Current, I<sub>IN</sub> | ±10 | ±10 | ±10 | µA max | Typically 10 nA, V<sub>IN</sub> = 0 V or V<sub>DD</sub>

Input Capacitance, C<sub>IN</sub><sup>4</sup> | 10 | 10 | 10 | pF max |

**LOGIC OUTPUTS**

Output High Voltage, V<sub>OH</sub> | 4 | 4 | 4 | V min | I<sub>SOURCE</sub> = 200 µA

Output Low Voltage, V<sub>OL</sub> | 2.4 | 2.4 | 2.4 | V min | AV<sub>DD</sub> = DV<sub>DD</sub> = 4.5 V to 5.5 V

Floating-State Leakage Current | ±10 | ±10 | ±10 | µA max | AV<sub>DD</sub> = DV<sub>DD</sub> = 3.0 V to 3.6 V

Floating-State Output Capacitance<sup>4</sup> | 10 | 10 | 10 | pF max | Unipolar Input Range

Output Coding | Straight (Natural) Binary Twos Complement | Bipolar Input Range |

**CONVERSION RATE**

Conversion Time | 4.6 (10) | 4.6 (9) | 4.6 (9) | µs max | 1/f<sub>CLKIN</sub> × 18 (L Versions Only, 0°C to +70°C, 1.8 MHz CLKIN)

Track/Hold Acquisition Time | 0.5 (1) | 0.5 (1) | 0.5 (1) | µs min | (L Versions Only, –40°C to +85°C, 1 MHz CLKIN)
### POWER REQUIREMENTS

<table>
<thead>
<tr>
<th>Parameter</th>
<th>A Version¹</th>
<th>B Version¹</th>
<th>S Version¹</th>
<th>Units</th>
<th>Test Conditions/Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>AVDD, DVDD</td>
<td>+3.0/+5.5</td>
<td>+3.0/+5.5</td>
<td>+3.0/+5.5</td>
<td>V min/max</td>
<td></td>
</tr>
<tr>
<td>IDD</td>
<td>Normal Mode⁵</td>
<td>5.5 (1.8)</td>
<td>6 (1.8)</td>
<td>mA max</td>
<td>AVDD = DVDD = 4.5 V to 5.5 V. Typically 4.5 mA (1.5 mA); AVDD = DVDD = 3.0 V to 3.6 V. Typically 4.0 mA (1.5 mA).</td>
</tr>
<tr>
<td></td>
<td>Sleep Mode⁶</td>
<td>55</td>
<td>55</td>
<td>µW typ</td>
<td>Full power-down. Power management bits in control register set as PMGT1 = 1, PMGT0 = 0.</td>
</tr>
<tr>
<td></td>
<td>With External Clock On</td>
<td>10</td>
<td>10</td>
<td>µA typ</td>
<td>Partial power-down. Power management bits in control register set as PMGT1 = 1, PMGT0 = 1.</td>
</tr>
<tr>
<td></td>
<td>With External Clock Off</td>
<td>5</td>
<td>5</td>
<td>µA max</td>
<td>Typically 1 µA. Full power-down. Power management bits in control register set as PMGT1 = 1, PMGT0 = 0.</td>
</tr>
</tbody>
</table>

### Normal Mode Power Dissipation

<table>
<thead>
<tr>
<th></th>
<th>30 (10)</th>
<th>30 (10)</th>
<th>30 (10)</th>
<th>mW max</th>
<th>VDD = 5.5 V: Typically 25 mW (8)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>30 (10)</td>
<td>20 (6.5)</td>
<td>20 (6.5)</td>
<td>mW max</td>
<td>VDD = 3.6 V: Typically 15 mW (5.4)</td>
</tr>
</tbody>
</table>

### Sleep Mode Power Dissipation

<table>
<thead>
<tr>
<th></th>
<th>55</th>
<th>55</th>
<th>55</th>
<th>µW typ</th>
<th>VDD = 5.5 V</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>36</td>
<td>36</td>
<td>36</td>
<td>µW typ</td>
<td>VDD = 3.6 V</td>
</tr>
<tr>
<td></td>
<td>27.5</td>
<td>27.5</td>
<td>27.5</td>
<td>µW max</td>
<td>VDD = 5.5 V: Typically 5.5 µW</td>
</tr>
<tr>
<td></td>
<td>18</td>
<td>18</td>
<td>18</td>
<td>µW max</td>
<td>VDD = 3.6 V: Typically 3.6 µW</td>
</tr>
</tbody>
</table>

### SYSTEM CALIBRATION

| Offset Calibration Span⁷ | +0.05 × VREF/–0.05 × VREF | V max/min | Allowable Offset Voltage Span for Calibration |
| Gain Calibration Span⁷  | +0.025 × VREF/–0.025 × VREF | V max/min | Allowable Full-Scale Voltage Span for Calibration |

### NOTES

¹Temperature ranges as follows: A, B Versions, –40°C to +85°C; S Version, –55°C to +125°C.
²Specifications apply after calibration.
³Not production tested. Guaranteed by characterization at initial product release.
⁴Sample tested @ +25°C to ensure compliance.
⁵All digital inputs @ DGND except for CONVST @ DVDD. No load on the digital outputs. Analog inputs @ AGND.
⁶CLKIN @ DGND when external clock off. All digital inputs @ DGND except for CONVST @ DVDD. No load on the digital outputs. Analog inputs @ AGND.
⁷The offset and gain calibration spans are defined as the range of offset and gain errors that the AD7854/AD7854L can calibrate. Note also that these are voltage spans and are not absolute voltages (i.e., the allowable system offset voltage presented at AIN(*) for the system offset error to be adjusted out will be AIN(–) ± 0.05 × VREF, and the allowable system full-scale voltage applied between AIN(*) and AIN(–) for the system full-scale voltage error to be adjusted out will be VREF ± 0.025 × VREF (unipolar mode) and VREF/2 ± 0.025 × VREF (bipolar mode)). This is explained in more detail in the calibration section of the data sheet.

Specifications subject to change without notice.
## AD7854/AD7854L

### TIMING SPECIFICATIONS

(AVDD = DVDD = +3.0 V to +5.5 V; fCLKIN = 4 MHz for AD7854 and 1.8 MHz for AD7854L; 
T4 = TMIN to TMAX, unless otherwise noted)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Limit at T_MIN, T_MAX (A, B, S Versions)</th>
<th>Units</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>fCLKIN^2</td>
<td>500 Hz to 500 kHz</td>
<td>kHz</td>
<td>Master Clock Frequency</td>
</tr>
<tr>
<td></td>
<td>4 MHz to 4 MHz</td>
<td>MHz</td>
<td></td>
</tr>
<tr>
<td></td>
<td>1.8 MHz to 1.8 MHz</td>
<td>MHz</td>
<td></td>
</tr>
<tr>
<td>t1^3</td>
<td>100 ns to 100 ns</td>
<td>ns</td>
<td>CONVST Pulsewidth</td>
</tr>
<tr>
<td>t2</td>
<td>50 ns to 90 ns</td>
<td>ns</td>
<td>CONVST to BUSY ↑ Propagation Delay</td>
</tr>
<tr>
<td>tCONVERT</td>
<td>4.5 µs to 4.5 µs</td>
<td>µs</td>
<td>Conversion Time = 18 tCLKIN</td>
</tr>
<tr>
<td></td>
<td>10 µs to 10 µs</td>
<td>µs</td>
<td>L Version 1.8 MHz CLKIN. Conversion Time = 18 tCLKIN</td>
</tr>
<tr>
<td>t3</td>
<td>15 ns to 15 ns</td>
<td>ns</td>
<td>HBEN to RD Setup Time</td>
</tr>
<tr>
<td>t4</td>
<td>5 ns to 5 ns</td>
<td>ns</td>
<td>HBEN to RD Hold Time</td>
</tr>
<tr>
<td>t5</td>
<td>0 ns to 0 ns</td>
<td>ns</td>
<td>CS to RD to Setup Time</td>
</tr>
<tr>
<td>t6</td>
<td>0 ns to 0 ns</td>
<td>ns</td>
<td>CS to RD Hold Time</td>
</tr>
<tr>
<td>t7</td>
<td>55 ns to 70 ns</td>
<td>ns</td>
<td>RD Pulsewidth</td>
</tr>
<tr>
<td>t8^4</td>
<td>50 ns to 50 ns</td>
<td>ns</td>
<td>Data Access Time After RD</td>
</tr>
<tr>
<td>t9^5</td>
<td>5 ns to 5 ns</td>
<td>ns</td>
<td>Bus Relinquish Time After RD</td>
</tr>
<tr>
<td>t10</td>
<td>60 ns to 70 ns</td>
<td>ns</td>
<td>Minimum Time Between Reads</td>
</tr>
<tr>
<td>t11</td>
<td>0 ns to 0 ns</td>
<td>ns</td>
<td>HBEN to WR Setup Time</td>
</tr>
<tr>
<td>t12</td>
<td>5 ns to 5 ns</td>
<td>ns</td>
<td>HBEN to WR Hold Time</td>
</tr>
<tr>
<td>t13</td>
<td>0 ns to 0 ns</td>
<td>ns</td>
<td>CS to WR Setup Time</td>
</tr>
<tr>
<td>t14</td>
<td>0 ns to 0 ns</td>
<td>ns</td>
<td>CS to WR Hold Time</td>
</tr>
<tr>
<td>t15</td>
<td>55 ns to 70 ns</td>
<td>ns</td>
<td>WR Pulsewidth</td>
</tr>
<tr>
<td>t16</td>
<td>10 ns to 10 ns</td>
<td>ns</td>
<td>Data Setup Time Before WR</td>
</tr>
<tr>
<td>t17</td>
<td>5 ns to 5 ns</td>
<td>ns</td>
<td>Data Hold Time After WR</td>
</tr>
<tr>
<td>t18^6</td>
<td>1/2 tCLKIN to 1/2 tCLKIN</td>
<td>µs</td>
<td>New Data Valid Before Falling Edge of BUSY</td>
</tr>
<tr>
<td>t19</td>
<td>50 ns to 70 ns</td>
<td>ns</td>
<td>HBEN High Pulse Duration</td>
</tr>
<tr>
<td>t20</td>
<td>50 ns to 70 ns</td>
<td>ns</td>
<td>HBEN Low Pulse Duration</td>
</tr>
<tr>
<td>t31</td>
<td>40 ns to 60 ns</td>
<td>ns</td>
<td>Propagation Delay from HBEN Rising Edge to Data Valid</td>
</tr>
<tr>
<td>t32</td>
<td>40 ns to 60 ns</td>
<td>ns</td>
<td>Propagation Delay from HBEN Falling Edge to Data Valid</td>
</tr>
<tr>
<td>t33^6</td>
<td>2.5 tCLKIN to 2.5 tCLKIN</td>
<td>µs</td>
<td>CS^7↑ to BUSY ↑ in Calibration Sequence</td>
</tr>
<tr>
<td>tCAL^6</td>
<td>31.25 ms to 31.25 ms</td>
<td>ms</td>
<td>Full Self-Calibration Time, Master Clock Dependent (125013 tCLKIN)</td>
</tr>
<tr>
<td>tCAL1^6</td>
<td>27.78 ms to 27.78 ms</td>
<td>ms</td>
<td>Internal DAC Plus System Full-Scale Cal Time, Master Clock Dependent (111124 tCLKIN)</td>
</tr>
<tr>
<td>tCAL2^6</td>
<td>3.47 ms to 3.47 ms</td>
<td>ms</td>
<td>System Offset Calibration Time, Master Clock Dependent (13889 tCLKIN)</td>
</tr>
</tbody>
</table>

### NOTES

1. Sample tested at +25°C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V.
2. Mark/Space ratio for the master clock input is 40/60 to 60/40.
3. The CONVST pulsewidth here only applies for normal operation. When the part is in power-down mode, a different CONVST pulsewidth applies (see Power-Down section).
4. Measured with the load circuit of Figure 1 and defined as the time required for the output to cross 0.8 V or 2.4 V.
5. t9 is derived form the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t9, quoted in the timing characteristics is the true bus relinquish time of the part and is independent of the bus loading.
6. The typical time specified for the calibration times is for a master clock of 4 MHz. For the L version the calibration times will be longer than those quoted here due to the 1.8 MHz master clock.

Specifications subject to change without notice.
ABSOLUTE MAXIMUM RATINGS\(^1\)

\(T_A = +25^\circ C\) unless otherwise noted

- \(AVDD\) to \(AGND\) ................. \(-0.3\) V to \(+7\) V
- \(DVDD\) to \(DGND\) ................. \(-0.3\) V to \(+7\) V
- \(AVDD\) to \(DVDD\) ................. \(-0.3\) V to \(+0.3\) V
- Analog Input Voltage to \(AGND\) ........... \(-0.3\) V to \(AVDD + 0.3\) V
- Digital Input Voltage to \(DGND\) ........... \(-0.3\) V to \(DVDD + 0.3\) V
- Digital Output Voltage to \(DGND\) ........... \(-0.3\) V to \(DVDD + 0.3\) V
- \(REFIN/REFOUT\) to \(AGND\) ........ \(-0.3\) V to \(AVDD + 0.3\) V
- Input Current to Any Pin Except Supplies\(^2\) ........ \(\pm 10\) mA

Operating Temperature Range

- Commercial (A, B Versions) .......... \(-40^\circ C\) to \(+85^\circ C\)
- Commercial (S Version) ............. \(-55^\circ C\) to \(+125^\circ C\)
- Storage Temperature Range ........ \(-65^\circ C\) to \(+150^\circ C\)
- Junction Temperature ......................... \(+150^\circ C\)

- Cerdip Package, Power Dissipation ........ \(450\) mW
- \(\theta_J\) Thermal Impedance ................. \(75^\circ C/W\)
- Lead Temperature, (Soldering, 10 secs) .... \(+300^\circ C\)
- SOIC, SSOP Package, Power Dissipation .... \(450\) mW
- \(\theta_J\) Thermal Impedance ................. \(75^\circ C/W\) (SOIC) \(115^\circ C/W\) (SSOP)
- \(\theta_C\) Thermal Impedance ................. \(25^\circ C/W\) (SOIC) \(35^\circ C/W\) (SSOP)
- Lead Temperature, Soldering
  - Vapor Phase (60 secs) ................. \(+215^\circ C\)
  - Infrared (15 secs) ................. \(+220^\circ C\)

NOTES

\(^1\)Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

\(^2\)Transient currents of up to 100 mA will not cause SCR latchup.
## PIN FUNCTION DESCRIPTIONS

<table>
<thead>
<tr>
<th>Pin</th>
<th>Mnemonic</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>CONVST</td>
<td>Convert Start. Logic input. A low to high transition on this input puts the track/hold into its hold mode and starts conversion. When this input is not used, it should be tied to DVDD.</td>
</tr>
<tr>
<td>2</td>
<td>WR</td>
<td>Write Input. Active low logic input. Used in conjunction with CS and HBEN to write to internal registers.</td>
</tr>
<tr>
<td>3</td>
<td>RD</td>
<td>Read Input. Active low logic input. Used in conjunction with CS and HBEN to read from internal registers.</td>
</tr>
<tr>
<td>4</td>
<td>CS</td>
<td>Chip Select Input. Active low logic input. The device is selected when this input is active.</td>
</tr>
<tr>
<td>5</td>
<td>REFIN/REFOUT</td>
<td>Reference Input/Output. This pin is connected to the internal reference through a series resistor and is the reference source for the analog-to-digital converter. The nominal reference voltage is 2.5 V and this appears at the pin. This pin can be overdriven by an external reference and can be taken as high as AVDD. When this pin is tied to AVDD, then the CREF1 pin should also be tied to AVDD.</td>
</tr>
<tr>
<td>6</td>
<td>AVDD</td>
<td>Analog Positive Supply Voltage, +3.0 V to +5.5 V.</td>
</tr>
<tr>
<td>7</td>
<td>AGND</td>
<td>Analog Ground. Ground reference for track/hold, reference and DAC.</td>
</tr>
<tr>
<td>8</td>
<td>CREF1</td>
<td>Reference Capacitor (0.1 µF multilayer ceramic). This external capacitor is used as a charge source for the internal DAC. The capacitor should be tied between the pin and AGND.</td>
</tr>
<tr>
<td>9</td>
<td>CREF2</td>
<td>Reference Capacitor (0.01 µF ceramic disc). This external capacitor is used in conjunction with the on-chip reference. The capacitor should be tied between the pin and AGND.</td>
</tr>
<tr>
<td>10</td>
<td>AIN(+)</td>
<td>Analog Input. Positive input of the pseudo-differential analog input. Cannot go below AGND or above AVDD at any time, and cannot go below AIN(–) when the unipolar input range is selected.</td>
</tr>
<tr>
<td>11</td>
<td>AIN(–)</td>
<td>Analog Input. Negative input of the pseudo-differential analog input. Cannot go below AGND or above AVDD at any time.</td>
</tr>
<tr>
<td>12</td>
<td>HBEN</td>
<td>High Byte Enable Input. The AD7854 operates in byte mode only but outputs 12 bits of data during a read cycle with HBEN low. When HBEN is high, then the high byte of data that is written to or read from the part is on DB0 to DB7. When HBEN is low, then the lowest byte of data being written to the part is on DB0 to DB7. If reading from the part with HBEN low, then the lowest 12 bits of data appear on pins DB0 to DB11. This allows a single read from the ADC or from the control register in a 16-bit bus system. However, two reads are needed to access the calibration registers. Also, two writes are necessary to write to any of the registers.</td>
</tr>
<tr>
<td>13–21</td>
<td>DB0–DB8</td>
<td>Data Bits 0 to 8. Three state data I/O pins that are controlled by CS, RD, WR and HBEN. Data output is straight binary (unipolar mode) or two's complement (bipolar mode).</td>
</tr>
<tr>
<td>22</td>
<td>DVDD</td>
<td>Digital Supply Voltage, +3.0 V to +5.5 V.</td>
</tr>
<tr>
<td>24–26</td>
<td>DB9–DB11</td>
<td>Data Bits 9 to 11. Three state data output pins that are controlled by CS, RD and HBEN. Data output is straight binary (unipolar mode) or two's complement (bipolar mode). These output pins should be tied to DVDD via 100 kΩ resistors when the AD7854/AD7854L is being interfaced to an 8-bit data bus.</td>
</tr>
<tr>
<td>27</td>
<td>CLKN</td>
<td>Master Clock Signal for the device (4 MHz for AD7854, 1.8 MHz for AD7854L). Sets the conversion and calibration times.</td>
</tr>
<tr>
<td>28</td>
<td>BUSY</td>
<td>Busy Output. The busy output is triggered high by the falling edge of CONVST and remains high until conversion is completed. BUSY is also used to indicate when the AD7854/AD7854L has completed its on-chip calibration sequence.</td>
</tr>
</tbody>
</table>
Total Harmonic Distortion

Total harmonic distortion (THD) is the ratio of the rms sum of harmonics to the fundamental. For the AD7854/AD7854L, it is defined as:

$$THD (dB) = 20 \log_2 \left( \frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2 + V_6^2}}{V_1} \right)$$

where $V_1$ is the rms amplitude of the fundamental and $V_2$, $V_3$, $V_4$, $V_5$ and $V_6$ are the rms amplitudes of the second through the sixth harmonics.

Peak Harmonic or Spurious Noise

Peak harmonic or spurious noise is defined as the ratio of the rms value of the next largest component in the ADC output spectrum (up to $f_s/2$ and excluding dc) to the rms value of the fundamental. Normally, the value of this specification is determined by the largest harmonic in the spectrum, but for ADCs where the harmonics are buried in the noise floor, it will be a noise peak.

Intermodulation Distortion

With inputs consisting of sine waves at two frequencies, $f_a$ and $f_b$, any active device with nonlinearities will create distortion products at sum and difference frequencies of $m f_a \pm n f_b$ where $m, n = 0, 1, 2, 3, \ldots$. Intermodulation distortion terms are those for which neither $m$ nor $n$ are equal to zero. For example, the second order terms include $(f_a + f_b)$ and $(f_a - f_b)$, while the third order terms include $(2f_a + f_b)$, $(2f_a - f_b)$, $(f_a + 2f_b)$ and $(f_a - 2f_b)$.

Testing is performed using the CCIF standard where two input frequencies near the top end of the input bandwidth are used. In this case, the second order terms are usually distanced in frequency from the original sine waves while the third order terms are usually at a frequency close to the input frequencies. As a result, the second and third order terms are specified separately. The calculation of the intermodulation distortion is as per the THD specification where it is the ratio of the rms sum of the individual distortion products to the rms amplitude of the sum of the fundamentals expressed in dBs.
AD7854/AD7854L

AD7854/AD7854L ON-CHIP REGISTERS

The AD7854/AD7854L powers up with a set of default conditions, and the user need not ever write to the device. In this case the AD7854/AD7854L will operate as a read-only ADC. The WR pin should be tied to DVDD for operating the AD7854/AD7854L as a read-only ADC.

Extra features and flexibility such as performing different power-down options, different types of calibrations including system calibration, and software conversion start can be selected by writing to the part.

The AD7854/AD7854L contains a control register, ADC output data register, status register, test register and 10 calibration registers. The control register is write-only, the ADC output data register and the status register are read-only, and the test and calibration registers are both read/write registers. The test register is used for testing the part and should not be written to.

Addressing the On-Chip Registers

Writing

To write to the AD7854/AD7854L, a 16-bit word of data must be transferred. This transfer consists of two 8-bit writes. The first 8 bits of data that are written must consist of the 8 LSBs of the 16-bit word and the second 8 bits that are written must consist of the 8 MSBs of the 16-bit word. For each of these 8-bit writes, the data is placed on Pins DB0 to DB7, Pin DB0 being the LSB of each transfer and Pin DB7 being the MSB of each transfer. The two MSBs of the 16-bit word, ADDR1 and ADDR0, are decoded to determine which register is addressed, and the 14 LSBs are written to the addressed register. Table I shows the decoding of the address bits, while Figure 2 shows the overall write register hierarchy.

<table>
<thead>
<tr>
<th>ADDR1</th>
<th>ADDR0</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>This combination does not address any register.</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>This combination addresses the TEST REGISTER. The 14 LSBs of data are written to the test register.</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>This combination addresses the CALIBRATION REGISTER. The 14 least significant data bits are written to the selected calibration register.</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>This combination addresses the CONTROL REGISTER. The 14 least significant data bits are written to the control register.</td>
</tr>
</tbody>
</table>

Reading

To read from the various registers the user must first write to Bits 6 and 7 in the Control Register, RDSLT0 and RDSLT1. These bits are decoded to determine which register is addressed during a read operation. Table II shows the decoding of the read address bits while Figure 3 shows the overall read register hierarchy. The power-up status of these bits is 00 so that the default read will be from the ADC output data register. Note: when reading from the calibration registers, the low byte must always be read first.

Once the read selection bits are set in the control register all subsequent read operations that follow are from the selected register until the read selection bits are changed in the control register.

<table>
<thead>
<tr>
<th>RDSLT1</th>
<th>RDSLT0</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>All successive read operations are from the ADC OUTPUT DATA REGISTER. This is the default power-up setting. There is always four leading zeros when reading from the ADC output data register.</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>All successive read operations are from the TEST REGISTER.</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>All successive read operations are from the CALIBRATION REGISTERS.</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>All successive read operations are from the STATUS REGISTER.</td>
</tr>
</tbody>
</table>

Figure 2. Write Register Hierarchy/Address Decoding

Figure 3. Read Register Hierarchy/Address Decoding
CONTROL REGISTER
The arrangement of the control register is shown below. The control register is a write only register and contains 14 bits of data. The control register is selected by putting two 1s in ADDR1 and ADDR0. The function of the bits in the control register is described below. The power-up status of all bits is 0.

MSB

<table>
<thead>
<tr>
<th>Bit</th>
<th>Mnemonic</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>13</td>
<td>ZERO</td>
<td>These four bits must be set to 0 when writing to the control register.</td>
</tr>
<tr>
<td>12</td>
<td>ZERO</td>
<td>Power Management Bits. These two bits are used for putting the part into various power-down modes (See Power-Down section for more details).</td>
</tr>
<tr>
<td>11</td>
<td>ZERO</td>
<td>Theses two bits determine which register is addressed for the read operations. See Table II.</td>
</tr>
<tr>
<td>10</td>
<td>ZERO</td>
<td>Theses two bits determine which register is addressed for the read operations. See Table II.</td>
</tr>
<tr>
<td>9</td>
<td>PMGT1</td>
<td>Analog Mode Bit. This pin allows two different analog input ranges to be selected. A logic 0 in this bit position selects range 0 to VREF (i.e., AIN(+) – AIN(–) = 0 to VREF). In this range AIN(+) cannot go below AIN(–) and AIN(–) cannot go below AGND and data coding is straight binary. A logic 1 in this bit position selects range –VREF/2 to +VREF/2 (i.e., AIN(+) – AIN(–) = –VREF/2 to +VREF/2). AIN(+) cannot go below AGND, so for this range, AIN(–) needs to be biased to at least +VREF/2 to allow AIN(+) to go as low as AIN(–) – VREF/2 V. Data coding is twos complement for this range.</td>
</tr>
<tr>
<td>8</td>
<td>PMGT0</td>
<td>Conversion Start Bit. A logic one in this bit position starts a single conversion, and this bit is automatically reset to 0 at the end of conversion. This bit may also be used in conjunction with system calibration (see Calibration section).</td>
</tr>
<tr>
<td>7</td>
<td>RDSLTI</td>
<td>Calibration Mode Bit. A 0 here selects self-calibration and a 1 selects a system calibration (see Table III).</td>
</tr>
<tr>
<td>6</td>
<td>RDSLTO</td>
<td>Calibration Selection Bits and Start Calibration Bit. These bits have two functions.</td>
</tr>
<tr>
<td>5</td>
<td>AMODE</td>
<td>With the STCAL bit set to 1, the CALSLT1 and CALSLT0 bits determine the type of calibration performed by the part (see Table III). The STCAL bit is automatically reset to 0 at the end of calibration. With the STCAL bit set to 0, the CALSLT1 and CALSLT0 bits are decoded to address the calibration register for read/write of calibration coefficients (see section on the calibration registers for more details).</td>
</tr>
</tbody>
</table>

Table III. Calibration Selection

<table>
<thead>
<tr>
<th>CALMD</th>
<th>CALSLT1</th>
<th>CALSLT0</th>
<th>Calibration Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>A full internal calibration is initiated. First the internal DAC is calibrated, then the internal gain error and finally the internal offset error are removed. This is the default setting.</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>First the internal gain error is removed, then the internal offset error is removed.</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>The internal offset error only is calibrated out.</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>The internal gain error only is calibrated out.</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>A full system calibration is initiated. First the internal DAC is calibrated, followed by the system gain error calibration, and finally the system offset error calibration.</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>First the system gain error is calibrated out followed by the system offset error.</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>The system offset error only is removed.</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>The system gain error only is removed.</td>
</tr>
</tbody>
</table>
STATUS REGISTER
The arrangement of the status register is shown below. The status register is a read-only register and contains 16 bits of data. The status register is selected by writing to the control register and putting two 1s in RDSL T1 and RDSL T0. The function of the bits in the status register are described below. The power-up status of all bits is 0.

Figure 4. Flowchart for Reading the Status Register

<table>
<thead>
<tr>
<th>Bit</th>
<th>Mnemonic</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>ZERO</td>
<td>These six bits are always 0.</td>
</tr>
<tr>
<td>14</td>
<td>ZERO</td>
<td>Power Management Bits. These bits will indicate if the part is in a power-down mode or not. See Table VI in Power-Down Section for description.</td>
</tr>
<tr>
<td>13</td>
<td>ZERO</td>
<td>Both these bits are always 1.</td>
</tr>
<tr>
<td>12</td>
<td>ZERO</td>
<td>Analog Mode Bit. When this bit is a 0, the device is set up for the unipolar analog input range. When this bit is a 1, the device is set up for the bipolar analog input range.</td>
</tr>
<tr>
<td>11</td>
<td>ZERO</td>
<td>Conversion/Calibration Busy Bit. When this bit is 1, this indicates that there is a conversion or calibration in progress. When this bit is 0, there is no conversion or calibration in progress.</td>
</tr>
<tr>
<td>10</td>
<td>ZERO</td>
<td>Calibration Mode Bit. A 0 in this bit indicates a self-calibration is selected, and a 1 in this bit indicates a system calibration is selected (see Table III).</td>
</tr>
<tr>
<td>9</td>
<td>PMGT1</td>
<td>Calibration Selection Bits and Start Calibration Bit. The STCAL bit is read as a 1 if a calibration is in progress and as a 0 if there is no calibration in progress. The CALSLT1 and CALSLT0 bits indicate which of the calibration registers are addressed for reading and writing (see section on the Calibration Registers for more details).</td>
</tr>
<tr>
<td>8</td>
<td>PMGT0</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>ONE</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>ONE</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>AMODE</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>BUSY</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>CALMD</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>CALSLT1</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>CALSLT0</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>STCAL</td>
<td></td>
</tr>
</tbody>
</table>
CALIBRATION REGISTERS

The AD7854/AD7854L has 10 calibration registers in all, 8 for the DAC, 1 for offset and 1 for gain. Data can be written to or read from all 10 calibration registers. In self- and system calibration, the part automatically modifies the calibration registers; only if the user needs to modify the calibration registers should an attempt be made to read from and write to the calibration registers.

Addressing the Calibration Registers

The calibration selection bits in the control register CALSLT1 and CALSLT0 determine which of the calibration registers are addressed (See Table IV). The addressing applies to both the read and write operations for the calibration registers. The user should not attempt to read from and write to the calibration registers at the same time.

<table>
<thead>
<tr>
<th>CALSLT1</th>
<th>CALSLT0</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>This combination addresses the <strong>Gain (1), Offset (1) and DAC Registers (8)</strong>. Ten registers in total.</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>This combination addresses the <strong>Gain (1) and Offset (1) Registers</strong>. Two registers in total.</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>This combination addresses the <strong>Offset Register</strong>. One register in total.</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>This combination addresses the <strong>Gain Register</strong>. One register in total.</td>
</tr>
</tbody>
</table>

When reading from the calibration registers there are always two leading zeros for each of the registers.

![Figure 5. Calibration Register Arrangement](image)

![Figure 6. Flowchart for Writing to the Calibration Registers](image)
Adjusting the Offset Calibration Register

The offset calibration register contains 16 bits. The two MSBs are zero and the 14 LSBs contain offset data. By changing the contents of the offset register, different amounts of offset on the analog input signal can be compensated for. Decreasing the number in the offset calibration register compensates for negative offset on the analog input signal, and increasing the number in the offset calibration register compensates for positive offset on the analog input signal. The default value of the offset calibration register is 0010 0000 0000 0000 approximately. This is not the exact value, but the value in the offset register should be close to this value. Each of the 14 data bits in the offset register is binary weighted; the MSB has a weighting of 5% of the reference voltage, the MSB-1 has a weighting of 2.5%, the MSB-2 has a weighting of 1.25%, and so on down to the LSB which has a weighting of 0.0006%. This gives a resolution of ±0.0006% of $V_{\text{REF}}$ approximately. The resolution can also be expressed as ±(0.05 × $V_{\text{REF}}$)/$2^{13}$ volts. This equals ±0.015 mV, with a 2.5 V reference. The maximum offset that can be compensated for is ±5% of the reference voltage, which equates to ±125 mV with a 2.5 V reference and ±250 mV with a 5 V reference.

Q. If a +20 mV offset is present in the analog input signal and the reference voltage is 2.5 V, what code needs to be written to the offset register to compensate for the offset?

A. 2.5 V reference implies that the resolution in the offset register is $5\% \times 2.5\ V/2^{13} = 0.015\ mV$. +20 mV/0.015 mV = 1310.72; rounding to the nearest number gives 1311. In binary terms this is 00 0101 0001 1111, therefore increase the offset register by 00 0101 0001 1111.

This method of compensating for offset in the analog input signal allows for fine tuning the offset compensation. If the offset on the analog input signal is known, there is no need to apply the offset voltage to the analog input pins and do a system calibration. The offset compensation can take place in software.

Adjusting the Gain Calibration Register

The gain calibration register contains 16 bits. The two MSBs are zero and the 14 LSBs contain gain data. As in the offset calibration register the data bits in the gain calibration register are binary weighted, with the MSB having a weighting of 2.5% of the reference voltage. The gain register value is effectively multiplied by the analog input to scale the conversion result over the full range. Increasing the gain register compensates for a smaller analog input range and decreasing the gain register compensates for a larger input range. The maximum analog input range that the gain register can compensate for is 1.025 times the reference voltage, and the minimum input range is 0.975 times the reference voltage.
CIRCUIT INFORMATION
The AD7854/AD7854L is a fast, 12-bit single supply A/D converter. The part requires an external 4 MHz/1.8 MHz master clock (CLKin), two CREF capacitors, a CONVST signal to start conversion and power supply decoupling capacitors. The part provides the user with trackhold, on-chip reference, calibration features, A/D converter and parallel interface logic functions on a single chip. The A/D converter section of the AD7854/AD7854L consists of a conventional successive-approximation converter based around a capacitor DAC. The AD7854/AD7854L accepts an analog input range of 0 to +VREF. VREF can be tied to VDD. The reference input to the part connected via a 150 kΩ resistor to the internal 2.5 V reference and to the on-chip buffer.

A major advantage of the AD7854/AD7854L is that a conversion can be initiated in software as well as applying a signal to the CONVST pin. The part is available in a 28-Lead SSOP package, and this offers the user considerable space saving advantages over alternative solutions. The AD7854L version typically consumes only 5.5 mW making it ideal for battery-powered applications.

CONVERTER DETAILS
The master clock for the part is applied to the CLKin pin.

Conversion is initiated on the AD7854/AD7854L by pulsing the CONVST input or by writing to the control register and setting the CONVST bit to 1. On the rising edge of CONVST (or at the end of the control register write operation), the on-chip track/hold goes from track to hold mode. The falling edge of the CLKin signal which follows the rising edge of CONVST initiates the conversion, provided the rising edge of CONVST (or WR when converting via the control register) occurs typically at least 10 ns before this CLKin edge. The conversion takes 16.5 CLKin periods from this CLKin falling edge. If the 10 ns setup time is not met, the conversion takes 17.5 CLKin periods.

The time required by the AD7854/AD7854L to acquire a signal depends upon the source resistance connected to the AIN(+) input. Please refer to the Acquisition Time section for more details.

When a conversion is completed, the BUSY output goes low, and the result of the conversion can be read by accessing the data through the data bus. To obtain optimum performance from the part, read or write operations should not occur during the conversion or less than 200 ns prior to the next CONVST rising edge. Reading/writing during conversion typically degrades the Signal to (Noise + Distortion) by less than 0.5 dBs. The AD7854 can operate at throughput rates of over 200 kSPS (up to 100 kSPS for the AD7854L).

With the AD7854L, 100 kSPS throughput can be obtained as follows: the CLKin and CONVST signals are arranged to give a conversion time of 16.5 CLKin periods as described above and 1.5 CLKin periods are allowed for the acquisition time. With a 1.8 MHz clock, this gives a full cycle time of 10 µs, which equates to a throughput rate of 100 kSPS.

When using the software conversion start for maximum throughput, the user must ensure the control register write operation extends beyond the falling edge of BUSY. The falling edge of BUSY resets the CONVST bit to 0 and allows it to be reprogrammed to 1 to start the next conversion.

TYPICAL CONNECTION DIAGRAM
Figure 8 shows a typical connection diagram for the AD7854/AD7854L. The AGND and the DGND pins are connected together at the device for good noise suppression. The first CONVST applied after power-up starts a self-calibration sequence. This is explained in the calibration section of the data sheet. Applying the RD and CS signals causes the conversion result to be output on the 12 data pins. Note that after power is applied to AVDD and DVDD, and the CONVST signal is applied, the part requires (70 ms + 1/sample rate) for the internal reference to settle and for the self-calibration to be completed.

Figure 8. Typical Circuit
For applications where power consumption is a major concern, the power-down options can be programmed by writing to the part. See Power-Down section for more detail on low power applications.
**AD7854/AD7854L**

**ANALOG INPUT**

The equivalent analog input circuit is shown in Figure 9. During the acquisition interval the switches are both in the track position and the AIN(+) charges the 20 pF capacitor through the 125 Ω resistance. On the rising edge of CONVST switches SW1 and SW2 go into the hold position retaining charge on the 20 pF capacitor as a sample of the signal on AIN(+). The AIN(−) is connected to the 20 pF capacitor, and this unbalances the voltage at Node A at the input of the comparator. The capacitor DAC adjusts during the remainder of the conversion cycle to restore the voltage at Node A to the correct value. This action transfers a charge, representing the analog input signal, to the capacitor DAC which in turn forms a digital representation of the analog input signal. The voltage on the AIN(−) pin directly influences the charge transferred to the capacitor DAC at the hold instant. If this voltage changes during the conversion period, the DAC representation of the analog input voltage is altered. Therefore it is most important that the voltage on the AIN(−) pin remains constant during the conversion period. Furthermore, it is recommended that the AIN(−) pin is always connected to AGND or to a fixed dc voltage.

![Figure 9. Analog Input Equivalent Circuit](image)

**Acquisition Time**

The track-and-hold amplifier enters its tracking mode on the falling edge of the BUSY signal. The time required for the track-and-hold amplifier to acquire an input signal depends on how quickly the 20 pF input capacitance is charged. There is a minimum acquisition time of 400 ns. For large source impedances, >2 kΩ, the acquisition time is calculated using the formula:

\[ t_{ACQ} = 9 \times (R_{IN} + 125 \text{ Ω}) \times 20 \text{ pF} \]

where \( R_{IN} \) is the source impedance of the input signal, and 125 Ω, 20 pF is the input R, C.

**DC/AC Applications**

For dc applications, high source impedances are acceptable, provided there is enough acquisition time between conversions to charge the 20 pF capacitor. For example with \( R_{IN} = 5 \text{ kΩ} \), the required acquisition time is 922 ns.

For ac applications, removing high frequency components from the analog input signal is recommended by use of an RC low-pass filter on the AIN(+) pin, as shown in Figure 11. In applications where harmonic distortion and signal to noise ratio are critical, the analog input should be driven from a low impedance source. Large source impedances significantly affect the ac performance of the ADC. They may require the use of an input buffer amplifier. The choice of the amplifier is a function of the particular application.

![Figure 11. Analog Input Buffering](image)

**Figure 10. THD vs. Analog Input Frequency**

The maximum source impedance depends on the amount of total harmonic distortion (THD) that can be tolerated. The THD increases as the source impedance increases. Figure 10 shows a graph of the total harmonic distortion vs. analog input signal frequency for different source impedances. With the setup as in Figure 11, the THD is at the −90 dB level. With a source impedance of 1 kΩ and no capacitor on the AIN(+) pin, the THD increases with frequency.

In a single supply application (both 3 V and 5 V), the V+ and V− of the op amp can be taken directly from the supplies to the AD7854/AD7854L which eliminates the need for extra external power supplies. When operating with rail-to-rail inputs and outputs at frequencies greater than 10 kHz, care must be taken in selecting the particular op amp for the application. In particular, for single supply applications the input amplifiers should be connected in a gain of –1 arrangement to get the optimum performance. Figure 11 shows the arrangement for a single supply application with a 50 Ω and 10 nF low-pass filter (cutoff frequency 320 kHz) on the AIN(+) pin. Note that the 10 nF is a capacitor with good linearity to ensure good ac performance. Recommended single supply op amps are the AD820 and the AD820-3V.
Transfer Functions

For the unipolar range the designed code transitions occur midway between successive integer LSB values (i.e., 1/2 LSB, 3/2 LSBs, 5/2 LSBs . . . FS – 3/2 LSBs). The output coding is straight binary for the unipolar range with 1 LSB = FS/4096 = 3.3 V/4096 = 0.8 mV when VREF = 3.3 V. The ideal input/output transfer characteristic for the unipolar range is shown in Figure 14.

Table V. Analog Input Connections

<table>
<thead>
<tr>
<th>Analog Input Range</th>
<th>Input Connections</th>
<th>Connection Diagram</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 V to VREF1</td>
<td>V_IN AGND</td>
<td>Figure 12</td>
</tr>
<tr>
<td>±VREF/22</td>
<td>V_IN VREF/2</td>
<td>Figure 13</td>
</tr>
</tbody>
</table>

NOTES

1Output code format is straight binary.
2Range is ±VREF/2 biased about VREF/2. Output code format is twos complement.

Note that the AIN(–) pin on the AD7854/AD7854L can be biased up above AGND in the unipolar mode, or above VREF/2 in bipolar mode if required. The advantage of biasing the lower end of the analog input range away from AGND is that the analog input does not have to swing all the way down to AGND. Thus, in single supply applications the input amplifier does not have to swing all the way down to AGND. The upper end of the analog input range is shifted up by the same amount. Care must be taken so that the bias applied does not shift the upper end of the analog input above the AVDD supply. In the case where the reference is the supply, AVDD, the AIN(–) should be tied to AGND in unipolar mode or to AVDD/2 in bipolar mode.

Figure 12. 0 to VREF Unipolar Input Configuration

Figure 13. ±VREF/2 about VREF/2 Bipolar Input Configuration

Figure 14. AD7854/AD7854L Unipolar Transfer Characteristic

Figure 15. AD7854/AD7854L Bipolar Transfer Characteristic

Input Ranges

The analog input range for the AD7854/AD7854L is 0 V to VREF in both the unipolar and bipolar ranges.

The only difference between the unipolar range and the bipolar range is that in the bipolar range the AIN(–) should be biased up to at least +VREF/2 and the output coding is twos complement (see Table V and Figures 14 and 15).
AD7854/AD7854L

REFERENCE SECTION
For specified performance, it is recommended that when using an external reference, this reference should be between 2.3 V and the analog supply AVDD. The connections for the reference pins are shown below. If the internal reference is being used, the REFIN/REFOUT pin should be decoupled with a 100 nF capacitor to AGND very close to the REFIN/REFOUT pin. These connections are shown in Figure 16.

If the internal reference is required for use external to the ADC, it should be buffered at the REFIN/REFOUT pin and a 100 nF capacitor should be connected from this pin to AGND. The typical noise performance for the internal reference, with 5 V supplies is 150 nV/√Hz @ 1 kHz and dc noise is 100 µV p-p.

Figure 16. Relevant Connections Using Internal Reference

The REFIN/REFOUT pin may be overdriven by connecting it to an external reference. This is possible due to the series resistance from the REFIN/REFOUT pin to the internal reference. This external reference can be in the range 2.3 V to AVDD. When using AVDD as the reference source, the 10 nF capacitor from the REFIN/REFOUT pin to AGND should be as close as possible to the REFIN/REFOUT pin, and also the CREF1 pin should be connected to AVDD to keep this pin at the same voltage as the reference. The connections for this arrangement are shown in Figure 17. When using AVDD it may be necessary to add a resistor in series with the AVDD supply. This has the effect of filtering the noise associated with the AVDD supply.

Note that when using an external reference, the voltage present at the REFIN/REFOUT pin is determined by the external reference source resistance and the series resistance of 150 kΩ from the REFIN/REFOUT pin to the internal 2.5 V reference. Thus, a low source impedance external reference is recommended.

Figure 17. Relevant Connections, AVDD as the Reference

AD7854/AD7854L PERFORMANCE CURVES
Figure 18 shows a typical FFT plot for the AD7854 at 200 kHz sample rate and 10 kHz input frequency.

Figure 18. FFT Plot

Figure 19 shows the SNR versus frequency for different supplies and different external references.

Figure 19. SNR vs. Frequency

Figure 20 shows the power supply rejection ratio versus frequency for the part. The power supply rejection ratio is defined as the ratio of the power in ADC output at frequency f to the power of a full-scale sine wave:

$PSRR \ (dB) = 10 \log \left( \frac{P_f}{P_{fs}} \right)$

$P_f = $ Power at frequency f in ADC output, $P_{fs} = $ power of a full-scale sine wave. Here a 100 mV peak-to-peak sine wave is coupled onto the AVDD supply while the digital supply is left unaltered. Both the 3.3 V and 5.0 V supply performances are shown.

Figure 20. Power Supply Rejection Ratio vs. Frequency
POWER-DOWN OPTIONS
The AD7854/AD7854L provides flexible power management to allow the user to achieve the best power performance for a given throughput rate. The power management options are selected by programming the power management bits, PMGT1 and PMGT0, in the control register. Table VI summarizes the power-down options that are available and how they can be selected by programming the power management bits in the control register.

The AD7854/AD7854L can be fully or partially powered down. When fully powered down, all the on-chip circuitry is powered down and IDD is 10 µA typ. If a partial power-down is selected, then all the on-chip circuitry except the reference is powered down and IDD is 400 µA typ with the external clock running. Additional power savings may be made if the external clock is off.

The choice of full or partial power-down does not give any significant improvement in the throughput rate which can be achieved with a power-down between conversions. This is discussed in the next section—Power-Up Times. But a partial power-down does allow the on-chip reference to be used externally even though the rest of the AD7854/AD7854L circuitry is powered down. It also allows the AD7854/AD7854L to be powered up faster after a long power-down period when using the on-chip reference (See Power-Up Times section—Using the Internal (On-Chip) Reference).

As can be seen from Table VI, the AD7854/AD7854L can be programmed for normal operation, a full power-down at the end of a conversion, a partial power-down at the end of a conversion and finally a full power-down whether converting or not. The full and partial power-down at the end of a conversion can be used to achieve a superior power performance at slower throughput rates, in the order of 50 kSPS (see Power vs. Throughput Rate section of this data sheet).

Table VI. Power Management Options

<table>
<thead>
<tr>
<th>PMGT1 Bit</th>
<th>PMGT0 Bit</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Normal Operation</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>Full Power-Down After a Conversion</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Full Power-Down</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Partial Power-Down After a Conversion</td>
</tr>
</tbody>
</table>

POWER-UP TIMES
Using an External Reference
When the AD7854/AD7854L are powered up, the parts are powered up from one of two conditions. First, when the power supplies are initially powered up and, secondly, when the parts are powered up from a software power-down (see last section).

When AVDD and DVDD are powered up, the AD7854/AD7854L enters a mode whereby the CONVST signal initiates a timeout followed by a self-calibration. The total time taken for this timeout and calibration is approximately 70 ms—see Calibration on Power-Up in the calibration section of this data sheet. The power-up calibration mode can be disabled if the user writes to the control register before a CONVST signal is applied. If the timeout and self-calibration are disabled, then the user must take into account the time required by the AD7854/AD7854L to power up before a self-calibration is carried out. This power-up time is the time taken for the AD7854/AD7854L to power up when power is first applied (300 µs typ) or the time it takes the external reference to settle to the 12-bit level—whichever is the longer.

The AD7854/AD7854L powers up from a full software power-down in 5 µs typ. This limits the throughput which the part is capable of to 100 kSPS for the AD7854 and 60 kSPS for the AD7854L when powering down between conversions. Figure 21 shows how a full power-down between conversions is implemented using the CONVST pin. The user first selects the power-down between conversions option by setting the power management bits, PMGT1 and PMGT0, to 0 and 1 respectively in the control register (see last section). In this mode the AD7854/AD7854L automatically enters a full power-down at the end of a conversion, i.e., when BUSY goes low. The falling edge of the next CONVST pulse causes the part to power up. Assuming the external reference is left powered up, the AD7854/AD7854L should be ready for normal operation 5 µs after this falling edge. The rising edge of CONVST initiates a conversion so the CONVST pulse should be at least 5 µs wide. The part automatically powers down on completion of the conversion. Where the software convert start is used, the part may be powered up in software before a conversion is initiated.

Figure 21. Using the CONVST Pin to Power Up the AD7854 for a Conversion

Figure 20. PSRR vs. Frequency
AD7854/AD7854L

Using The Internal (On-Chip) Reference
As in the case of an external reference the AD7854/AD7854L can power up from one of two conditions, power-up after the supplies are connected or power-up from a software power-down. When using the on-chip reference and power-up when AVDD and DVDD are first connected, it is recommended that the power-up calibration mode be disabled as explained above. When using the on-chip reference, the power-up time is effectively the time it takes to charge up the external capacitor on the REFIN/REFOUt pin. This time is given by the equation:

\[ t_{UP} = 9 \times R \times C \]

where \( R \approx 150K \) and \( C \) = external capacitor. The recommended value of the external capacitor is 100 nF; this gives a power-up time of approximately 135 ms before a calibration is initiated and normal operation should commence.

When \( C_{REF} \) is fully charged, the power-up time from a software power-down reduces to 5 \( \mu \)s. This is because an internal switch opens to provide a high impedance discharge path for the reference capacitor during power-down—see Figure 22. An added advantage of the low charge leakage from the reference capacitor during power-down is that even though the reference is being powered down between conversions, the reference capacitor holds the reference voltage to within 0.5 LSBs with throughput rates of 100 samples/second and over with a full power-down between conversions. If the power-up time of the AD7854/AD7854L is taken to be 5 \( \mu \)s and it is assumed that the current during power-up is 4.5 mA/1.5 mA typ, then power consumption as a function of throughput can easily be calculated. The AD7854 has a conversion time of 4.6 \( \mu \)s with a 4 MHz external clock, and the AD7854L has a conversion time of 9 \( \mu \)s with a 1.8 MHz clock. This means the AD7854/AD7854L consumes 4.5 mA/1.5 mA typ for 9.6 \( \mu \)s/14 \( \mu \)s in every conversion cycle if the parts are powered down at the end of a conversion. The four graphs, Figures 24, 25, 26 and 27, show the power consumption of the AD7854 and AD7854L for \( V_{DD} = 3 \) V as a function of throughput. Table VII lists the power consumption for various throughput rates.

Table VII. Power Consumption vs. Throughput

<table>
<thead>
<tr>
<th>Throughput Rate</th>
<th>Power AD7854</th>
<th>Power AD7854L</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 kSPS</td>
<td>130 ( \mu )W</td>
<td>65 ( \mu )W</td>
</tr>
<tr>
<td>10 kSPS</td>
<td>1.3 mW</td>
<td>650 ( \mu )W</td>
</tr>
<tr>
<td>20 kSPS</td>
<td>2.6 mW</td>
<td>1.25 mW</td>
</tr>
<tr>
<td>50 kSPS</td>
<td>6.48 mW</td>
<td>3.2 mW</td>
</tr>
</tbody>
</table>

Figure 22. On-Chip Reference During Power-Down

Figure 23. Typical Low Power Circuit
Figure 24. Power vs. Throughput AD7854

Figure 25. Power vs. Throughput AD7854L

Figure 26. Power vs. Throughput AD7854

Figure 27. Power vs. Throughput AD7854L
CALIBRATION SECTION

Calibration Overview

The automatic calibration that is performed on power-up ensures that the calibration options covered in this section are not required in a significant number of applications. A calibration does not have to be initiated unless the operating conditions change (CLKIN frequency, analog input mode, reference voltage, temperature, and supply voltages). The AD7854/AD7854L has a number of calibration features that may be required in some applications, and there are a number of advantages in performing these different types of calibration. First, the internal errors in the ADC can be reduced significantly to give superior dc performance; and second, system offset and gain errors can be removed. This allows the user to remove reference errors (whether it be internal or external reference) and to make use of the full dynamic range of the AD7854/AD7854L by adjusting the analog input range of the part for a specific system.

There are two main calibration modes on the AD7854/AD7854L, self-calibration and system calibration. There are various options in both self-calibration and system calibration as outlined previously in Table III. All the calibration functions are initiated by writing to the control register and setting the STCAL bit to 1.

The duration of each of the different types of calibration is given in Table IX for the AD7854 with a 4 MHz master clock. These calibration times are master clock dependent. Therefore the calibration times for the AD7854L (CLKIN = 1.8 MHz) are larger than those quoted in Table VIII.

Table VIII. Calibration Times (AD7854 with 4 MHz CLKin)

<table>
<thead>
<tr>
<th>Type of Self-Calibration or System Calibration</th>
<th>Time</th>
</tr>
</thead>
<tbody>
<tr>
<td>Full</td>
<td>31.25 ms</td>
</tr>
<tr>
<td>Gain + Offset</td>
<td>6.94 ms</td>
</tr>
<tr>
<td>Offset</td>
<td>3.47 ms</td>
</tr>
<tr>
<td>Gain</td>
<td>3.47 ms</td>
</tr>
</tbody>
</table>

Automatic Calibration on Power-On

The automatic calibration on power-on is initiated by the first CONVST pulse after the AVDD and DVDD power on. From the CONVST pulse the part internally sets a 32/72 ms (4 MHz/1.8 MHz CLKin) timeout. This time is large enough to ensure that the internal reference has settled before the calibration is performed. However, if an external reference is being used, this reference must have stabilized before the automatic calibration is initiated. This first CONVST pulse also triggers the BUSY signal high, and once the 32/72 ms has elapsed, the BUSY signal goes low. At this point the next CONVST pulse that is applied initiates the automatic full self-calibration. This CONVST pulse again triggers the BUSY signal high, and after 32/72 ms (4 MHz/1.8 MHz CLKin), the calibration is completed and the BUSY signal goes low. This timing arrangement is shown in Figure 28. The times in Figure 28 assume a 4 MHz/1.8 MHz CLKin signal.

The CONVST signal is gated with the BUSY internally so that as soon as the timeout is initiated by the first CONVST pulse all subsequent CONVST pulses are ignored until the BUSY signal goes low, 32/72 ms later. The CONVST pulse that follows after the BUSY signal goes low initiates an automatic full self-calibration. This takes a further 32/72 ms. After calibration, the part is accurate to the 12-bit level and the specifications quoted on the data sheet apply, and all subsequent CONVST pulses initiate conversions. There is no need to perform another calibration unless the operating conditions change or unless a system calibration is required.

This autocalibration at power-on is disabled if the user writes to the control register before the autocalibration is initiated. If the control register write operation occurs during the first 32/72 ms timeout period, then the BUSY signal stays high for the 32/72 ms and the CONVST pulse that follows the BUSY going low does not initiate an automatic full self-calibration. It initiates a conversion and all subsequent CONVST pulses initiate conversions as well. If the control register write operation occurs when the automatic full self-calibration is in progress, then the calibration is not be aborted; the BUSY signal remains high until the automatic full self-calibration is complete.

Self-Calibration Description

There are four different calibration options within the self-calibration mode. There is a full self-calibration where the DAC, internal offset, and internal gain errors are removed. There is the (Gain + Offset) self-calibration which removes the internal gain error and then the internal offset errors. The internal DAC is not calibrated here. Finally, there are the self-offset and self-gain calibrations which remove the internal offset errors and the internal gain errors respectively.

The internal capacitor DAC is calibrated by trimming each of the capacitors in the DAC. It is the ratio of these capacitors to each other that is critical, and so the calibration algorithm ensures that this ratio is at a specific value by the end of the calibration routine. For the offset and gain there are two separate capacitors, one of which is trimmed during offset calibration and one of which is trimmed during gain calibration.

In bipolar mode the mid-scale error is adjusted by an offset calibration and the positive full-scale error is adjusted by the gain calibration. In unipolar mode the zero-scale error is adjusted by the offset calibration and the positive full-scale error is adjusted by the gain calibration.
Self-Calibration Timing

Figure 29 shows the timing for a software full self-calibration. Here the BUSY line stays high for the full length of the self-calibration. A self-calibration is initiated by writing to the control register and setting the STCAL bit to 1. The BUSY line goes high at the end of the write to the control register, and BUSY goes low when the full self-calibration is complete after a time $t_{CAL}$ as shown in Figure 29.

System Calibration Description

System calibration allows the user to remove system errors external to the AD7854/AD7854L, as well as remove the errors of the AD7854/AD7854L itself. The maximum calibration range for the system offset errors is $\pm 5\%$ of $V_{REF}$, and for the system gain errors it is $\pm 2.5\%$ of $V_{REF}$. If the system offset or system gain errors are outside these ranges, the system calibration algorithm reduces the errors as much as the trim range allows.

Figures 30 through 32 illustrate why a specific type of system calibration might be used. Figure 30 shows a system offset calibration (assuming a positive offset) where the analog input range has been shifted upwards by the system offset after the system offset calibration is completed. A negative offset may also be removed by a system offset calibration.

Figure 31 shows a system gain calibration (assuming a system full scale greater than the reference voltage) where the analog input range has been increased after the system gain calibration is completed. A system full-scale voltage less than the reference voltage may also be accounted for by a system gain calibration.

Finally in Figure 32 both the system offset error and gain error are removed by the system offset followed by a system gain calibration. First the analog input range is shifted upwards by the positive system offset and then the analog input range is adjusted at the top end to account for the system full scale.
System Gain and Offset Interaction
The architecture of the AD7854/AD7854L leads to an interaction between the system offset and gain errors when a system calibration is performed. Therefore it is recommended to perform the cycle of a system offset calibration followed by a system gain calibration twice. When a system offset calibration is performed, the system offset error is reduced to zero. If this is followed by a system gain calibration, then the system gain error is now zero, but the system offset error is no longer zero. A second sequence of system offset error calibration followed by a system gain calibration is necessary to reduce system offset error to below the 12-bit level. The advantage of doing separate system offset and system gain calibrations is that the user has more control over when the analog inputs need to be at the required levels, and the CONVST signal does not have to be used.

Alternatively, a system (gain + offset) calibration can be performed. At the end of one system (gain + offset) calibration, the system offset error is zero, while the system gain error is reduced from its initial value. Three system (gain + offset) calibrations are required to reduce the system gain error to below the 12-bit error level. There is never any need to perform more than three system (gain + offset) calibrations.

In bipolar mode the midscale error is adjusted for an offset calibration and the positive full-scale error is adjusted for the gain calibration; in unipolar mode the zero-scale error is adjusted for an offset calibration and the positive full-scale error is adjusted for a gain calibration.

System Calibration Timing
The timing diagram in Figure 33 is for a software full system calibration. It may be easier in some applications to perform separate gain and offset calibrations so that the CONVST bit in the control register does not have to be programmed in the middle of the system calibration sequence. Once the write to the control register setting the bits for a full system calibration is completed, calibration of the internal DAC is initiated and the BUSY line goes high. The full-scale system voltage should be applied to the analog input pins, AIN(+) and AIN(−) at the start of calibration. The BUSY line goes low once the DAC and system gain calibration are complete. Next the system offset voltage should be applied across the AIN(+) and AIN(−) pins for a minimum setup time (t\text{SETUP}) of 100 ns before the CS rising edge and stay at the correct level until the BUSY signal goes low.

The timing for a system (gain + offset) calibration is very similar to that of Figure 33, the only difference being that the time t_{\text{CAL1}} is replaced by a shorter time of the order of t_{\text{CAL2}} as the internal DAC is not calibrated. The BUSY signal signifies when the gain calibration is finished and when the part is ready for the offset calibration.

Figure 33. Timing Diagram for Full System Calibration

The timing diagram for a system offset or system gain calibration is shown in Figure 34. Here again a write to the control register initiates the calibration sequence. At the end of the control register write operation the BUSY line goes high and it stays high until the calibration sequence is finished. The analog input should be set at the correct level for a minimum setup time (t\text{SETUP}) of 100 ns before the CS rising edge and stay at the correct level until the BUSY signal goes low.

Figure 34. Timing Diagram for System Gain or System Offset Calibration
PARALLEL INTERFACE

Reading

The timing diagram for a read cycle is shown in Figure 35. The CONVST and BUSY signals are not shown here as the read cycle may occur while a conversion is in progress or after the conversion is complete.

The HBEN signal is low for the first read and high for the second read. This ensures that it is the lower 12 bits of the 16-bit word are output in the first read and the 8 MSBs of the 16-bit word are output in the second read. If required, the HBEN signal may be high for the first read and low for the second read to ensure that the high byte is output in the first read and the lower byte in the second read. The CS and RD signals are gated together internally and level triggered active low. Both CS and RD may be tied together as the timing specification for \( t_5 \) and \( t_6 \) are both 0 ns min. The data is output a time \( t_8 \) after both CS and RD go low. The RD rising edge should be used to latch the data by the user and after a time \( t_9 \) the data lines will go into their high impedance state.

In Figure 35, the first read outputs the 12 LSBs of the 16-bit word on pins DB0 to DB11 (DB0 being the LSB of the 12-bit read). The second read outputs the 8 MSBs of the 16-bit word on pins DB0 to DB7 (DB0 being the LSB of the 8-bit read). If the system has a 12-bit or a 16-bit data bus, only one read operation is necessary to obtain the 12-bit conversion result (12 bits are output in the first read). A second read operation is not required. If the system has an 8-bit data bus then two reads are needed. Pins DB0 to DB7 should be connected the 8-bit data bus. Pins DB8 to DB11 should be tied to DGND or DVDD via 10 kΩ resistors. With this arrangement, HBEN is pulled low for the first read and the 8 LSBs of the 16-bit word are output on pins DB0 to DB7 (data on pins DB8 to DB11 will be ignored). HBEN is pulled high for the second read and now the 8 MSBs of the 16-bit word are output on pins DB0 to DB7.

Writing

The timing diagram for a write cycle is shown in Figure 37. The CONVST and BUSY signals are not shown here as the write cycle may occur while a conversion is in progress or after the conversion is complete.

To write a 16-bit word to the AD7854/AD7854L, two 8-bit writes are required. The HBEN signal must be low for the first write and high for the second write. This ensures that it is the lower 8 bits of the 16-bit word are latched in the first write and the 8 MSBs of the 16-bit word are latched in the second write. For both write operations the 8 bits of data should be present on pins DB0 to DB7 (DB0 being the LSB of the 8-bit write). Any data on pins DB8 to DB11 is ignored when writing to the device. The CS and WR signals are gated together internally. Both CS and WR may be tied together as the timing specification for \( t_{13} \) and \( t_{14} \) are both 0 ns min. The data is latched on the rising edge of WR. The data needs to be set up a time \( t_{16} \) before the WR rising edge and held for a time \( t_{17} \) after the WR rising edge.

Resetting the Parallel Interface

If random data has been inadvertently written to the test register, it is necessary to write the 16-bit word 0100 0000 0000 0010 (in two 8-bit bytes) to restore the test register to its default value.

---

**Figure 35. Read Cycle Timing Diagram Using CS and RD**

In the case where the AD7854/AD7854L is operated as a read-only ADC, the WR pin can be tied permanently high. The read operation need only consist of one read if the system has a 12-bit or a 16-bit data bus.

When both the CS and RD signals are tied permanently low a different timing arrangement results, as shown in Figure 36. Here the data is output a time \( t_{20} \) before the falling edge of the BUSY signal. This allows the falling edge of BUSY to be used for latching the data. Again if HBEN is low during the conversion the 12 LSBs of the 16-bit word will be output on pins DB0 to DB11. Bringing HBEN high causes the 8 MSBs of the 16-bit word to be output on pins DB0 to DB7. Note that with this arrangement the data lines are always active.

**Figure 36. Read Cycle Timing Diagram with CS and RD Tied Low**

**Figure 37. Write Cycle Timing Diagram**
MICROPROCESSOR INTERFACING

The parallel port on the AD7854/AD7854L allows the device to be interfaced to microprocessors or DSP processors as a memory mapped or I/O mapped device. The CS and RD inputs are common to all memory peripheral interfacing. Typical interfaces to different processors are shown in Figures 38 to 41.

In all the interfaces shown, an external timer controls the CONVST input of the AD7854/AD7854L and the BUSY output interrupts the host DSP. Also, the HBEN pin is connected to address line A0 (XA0 in the case of the TMS320C30). This maps the AD7854/AD7854L to two locations in the processor memory space, ADCaddr and ADCaddr+1. Thus when writing to the ADC, first the 8 LSBs of the 16-bit are written to address location ADCaddr and then the 8 MSBs to location ADCaddr+1. All the interfaces use a 12-bit data bus, so only one read is needed from location ADCaddr to access the ADC output data register or the status register. To read from the other registers, the 8 MSBs must be read from location ADCaddr+1. Interfacing to 8-bit bus systems is similar, except that two reads are required to obtain data from all the registers.

**AD7854/AD7854L to ADSP-21xx**

Figure 38 shows the AD7854/AD7854L interfaced to the ADSP-21xx series of DSPs as a memory mapped device. A single wait state may be necessary to interface the AD7854/AD7854L to the ADSP-21xx depending on the clock speed of the DSP. This wait state can be programmed via the data memory waitstate control register of the ADSP-21xx (please see ADSP-2100 Family Users Manual for details). The following instruction reads data from the AD7854/AD7854L:

\[
AX0 = DM(ADCaddr)
\]

Data can be written to the AD7854/AD7854L using the instructions:

\[
DM (ADCaddr) = AY0 \\
DM (ADCaddr+1) = AY1
\]

where \(ADCaddr\) is the address of the AD7854/AD7854L in ADSP-21xx data memory, \(AX0\) contains the data read from the ADC, and \(AY0\) contains the 8 LSBs and \(AY1\) the 8 MSBs of data written to the AD7854/AD7854L.

**AD7854/AD7854L to TMS32020, TMS320C25 and TMS320C5x**

A parallel interface between the AD7854/AD7854L and the TMS32020, TMS320C25 and TMS320C5x family of DSPs are shown in Figure 39. The memory mapped addresses chosen for the AD7854/AD7854L should be chosen to fall in the I/O memory space of the DSPs.

The parallel interface on the AD7854/AD7854L is fast enough to interface to the TMS32020 with no extra wait states. In the TMS320C25 interface, data accesses may be slowed sufficiently when reading from and writing to the part to require the insertion of one wait state. In such a case, this wait state can be generated using the single OR gate to combine the CS and MSC signals to drive the READY line of the TMS320C25, as shown in Figure 39. Extra wait states are necessary when using the TMS320C5x at their fastest clock speeds. Wait states can be programmed via the IOWSR and CWSR registers (please see TMS320C5x User Guide for details).

Data is read from the ADC using the following instruction:

\[
IN D,ADCaddr
\]

where \(D\) is the memory location where the data is to be stored and \(ADCaddr\) is the I/O address of the AD7854/AD7854L.

Data is written to the ADC using the following two instructions:

\[
OUT D8LSB, ADCaddr \\
OUT D8MSB, ADCaddr+1
\]

where \(D8LSB\) is the memory location where the 8 LSBs of data are stored, \(D8MSB\) is the location where the 8 MSBs of data are stored and \(ADCaddr\) and \(ADCaddr+1\) are the I/O memory spaces that the AD7854/AD7854L is mapped into.

---

*ADDITIONAL PINS OMITTED FOR CLARITY*
**AD7854/AD7854L to TMS320C30**

Figure 40 shows a parallel interface between the AD7854/AD7854L and the TMS320C3x family of DSPs. The AD7854/AD7854L is interfaced to the Expansion Bus of the TMS320C3x. Two wait states are required in this interface. These can be programmed using the WTCNT bits of the Expansion Bus Control register (see TMS320C3x User's Guide for details). Data from the AD7854/AD7854L can be read using the following instruction:

```
LDI *ARn,Rx
```

Data can be loaded into the AD7854/AD7854L using the instructions:

```
STI R5,*ARn++
STI Rz,*ARn--
```

where ARn is an auxiliary register containing the lower 16 bits of the address of the AD7854/AD7854L in the TMS320C3x memory space, Rx is the register into which the ADC data is loaded during a load operation, Ry contains the 8 LSBs of data and Rz contains the 8 MSBs of data to be written to the AD7854/AD7854L.

**AD7854/AD7854L to DSP5600x**

Figure 41 shows a parallel interface between the AD7854/AD7854L and the DSP5600x series of DSPs. The AD7854/AD7854L should be mapped into the top 64 locations of Y data memory. If extra wait states are needed in this interface, they can be programmed using the Port A bus control register (please see DSP5600x User's Manual for details). Data can be read from the DSP5600x using the following instruction:

```
MOVE Y:ADCaddr, X0
```

Data can be written to the AD7854/AD7854L using the following two instructions:

```
MOVE X0, Y:ADCaddr
MOVE X1, Y:ADCaddr+1
```

where ADCaddr is the address in the DSP5600x address space to which the AD7854/AD7854L has been mapped.

![Figure 41. AD7854/AD7854L to DSP5600x Parallel Interface](image-url)
**APPLICATION HINTS**

**Grounding and Layout**

The analog and digital supplies of the AD7854/AD7854L are independent and separately pinned out to minimize coupling between the analog and digital sections of the device. The part has very good immunity to noise on the power supplies as can be seen by the PSRR versus frequency graph. However, care should still be taken with regard to grounding and layout.

The printed circuit board on which the AD7854/AD7854L is mounted should be designed such that the analog and digital sections are separated and confined to certain areas of the board. This facilitates the use of ground planes that can be easily separated. A minimum etch technique is generally best for ground planes as it gives the best shielding. Digital and analog ground planes should only be joined in one place. If the AD7854/AD7854L is the only device requiring an AGND to DGND connection, then the ground planes should be connected at the AGND and DGND pins of the AD7854/AD7854L. If the AD7854/AD7854L is in a system where multiple devices require AGND to DGND connections, the connection should still be made at one point only, a star ground point which should be established as close as possible to the AD7854/AD7854L.

Avoid running digital lines under the device as these couple noise onto the die. The analog ground plane should be allowed to run under the AD7854/AD7854L to avoid noise coupling. The power supply lines to the AD7854/AD7854L should use as large a trace as possible to provide low impedance paths and reduce the effects of glitches on the power supply line. Fast switching signals like clocks and the data inputs should be shielded with digital ground to avoid radiating noise to other sections of the board and clock signals should never be run near the analog inputs. Avoid crossover of digital and analog signals. Traces on opposite sides of the board should run at right angles to each other. This reduces the effects of feedthrough through the board. A microstrip technique is by far the best but is not always possible with a double-sided board. In this technique, the component side of the board is dedicated to ground planes while signals are placed on the solder side.

Good decoupling is also important. All analog supplies should be decoupled with a 10 µF tantalum capacitor in parallel with 0.1 µF disc ceramic capacitor to AGND. All digital supplies should have a 0.1 µF disc ceramic capacitor to DGND. To achieve the best performance from these decoupling components, they must be placed as close as possible to the device, ideally right up against the device. In systems where a common supply voltage is used to drive both the AVDD and DVDD of the AD7854/AD7854L, it is recommended that the system’s AVDD supply is used. In this case an optional 10 Ω resistor between the AVDD pin and DVDD pin can help to filter noise from digital circuitry. This supply should have the recommended analog supply decoupling capacitors between the AVDD pin of the AD7854/AD7854L and AGND and the recommended digital supply decoupling capacitor between the DVDD pin of the AD7854/AD7854L and DGND.

**Evaluating the AD7854/AD7854L Performance**

The recommended layout for the AD7854/AD7854L is outlined in the evaluation board for the AD7854/AD7854L. The evaluation board package includes a fully assembled and tested evaluation board, documentation, and software for controlling the board from the PC via the EVAL-CONTROL BOARD. The EVAL-CONTROL BOARD can be used in conjunction with the AD7854/AD7854L Evaluation board, as well as many other Analog Devices evaluation boards ending in the CB designator, to demonstrate/evaluate the ac and dc performance of the AD7854/AD7854L.

The software allows the user to perform ac (fast Fourier transform) and dc (histogram of codes) tests on the AD7854/AD7854L. It also gives full access to all the AD7854/AD7854L on-chip registers allowing for various calibration and power-down options to be programmed.

**AD785x Family**

All parts are 12 bits, 200 kSPS, 3.0 V to 5.5 V.

- **AD7853** – Single Channel Serial
- **AD7854** – Single Channel Parallel
- **AD7858** – Eight Channel Serial
- **AD7859** – Eight Channel Parallel
OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).

28-Lead Cerdip
(Q-28)

28-Lead Small Outline Package
(R-28)

28-Lead Shrink Small Outline Package
(RS-28)