### 查询TPS3836E18供应商

# 捷多邦,专业**产PS3836E18**4以250危H30 / L30 / K33 TPS3837E18 / J25 / L30 / K33, TPS3838E18 / J25 / L30 / K33 NANOPOWER SUPERVISORY CIRCUITS SLVS292A – JUNE 2000 – REVISED JANUARY 2002


- Supply Current of 220 nA (Typ)
- Precision Supply Voltage Supervision Range: 1.8 V, 2.5 V, 3.0 V, 3.3 V
- Power-On Reset Generator With Selectable Delay Time of 10 ms or 200 ms
- Push/Pull RESET Output (TPS3836), RESET Output (TPS3837), or Open-Drain RESET Output (TPS3838)
- Manual Reset
- 5-Pin SOT-23 Package
- Temperature Range –40°C to 85°C

### description

The TPS3836, TPS3837, TPS3838 families of supervisory circuits provide circuit initialization and timing supervision, primarily for DSP and processor-based systems.

During power on, RESET is asserted when the supply voltage  $V_{DD}$  becomes higher than 1.1 V. Thereafter, the supervisory circuit monitors  $V_{DD}$  and keeps RESET output active as long as  $V_{DD}$  remains below the threshold voltage  $V_{IT}$ . An internal timer delays the return of the output to the inactive state (high) to ensure proper system reset. The delay time starts after  $V_{DD}$  has risen above the threshold voltage  $V_{IT}$ .

- Applications Include
  - Applications Using Low-Power DSPs, Microcontrollers, or Microprocessors
  - Portable/Battery-Powered Equipment
  - Intelligent Instruments
  - Wireless Communication Systems
  - Notebook Computers
  - Automotive Systems




When CT is connected to GND a fixed delay time of typical 10 ms is asserted. When connected to V<sub>DD</sub> the delay time is typically 200 ms.

When the supply voltage drops below the threshold voltage VIT, the output becomes active (low) again.

All the devices of this family have a fixed-sense threshold voltage V<sub>IT</sub> set by an internal voltage divider.

The TPS3836 has an active-low push-pull RESET output. The TPS3837 has active-high push-pull RESET, and TPS3838 integrates an active-low open-drain RESET output.



TYPICAL OPERATING CIRCUIT



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# TPS3836E18 / J25 / H30 / L30 / K33 TPS3837E18 / J25 / L30 / K33, TPS3838E18 / J25 / L30 / K33 NANOPOWER SUPERVISORY CIRCUITS

SLVS292A – JUNE 2000 – REVISED JANUARY 2002

# description (continued)


The product spectrum is designed for supply voltages of 1.8 V, 2.5 V, 3 V, and 3.3 V. The circuits are available in a 5-pin SOT-23 package. The TPS3836, TPS3837, TPS3838 families are characterized for operation over a temperature range of  $-40^{\circ}$ C to  $85^{\circ}$ C.

PACKAGE INFORMATION						
TA	DEVICE NAME		THRESHOLD VOLTAGE	SYMBOL		
	TPS3836E18DBVR <sup>†</sup>	TPS3836E18DBVT <sup>‡</sup>	1.71 V	PDNI		
	TPS3836J25DBVR <sup>†</sup>	TPS3836J25DBVT <sup>‡</sup>	2.25 V	PDSI		
	TPS3836H30DBVR <sup>†</sup>	TPS3836H30DBVT <sup>‡</sup>	2.79 V	PHRI		
	TPS3836L30DBVR <sup>†</sup>	TPS3836L30DBVT <sup>‡</sup>	2.64 V	PCAI		
	TPS3836K33DBVR <sup>†</sup>	TPS3836K33DBVT <sup>‡</sup>	2.93 V	PDTI		
	TPS3837E18DBVR <sup>†</sup>	TPS3837E18DBVT <sup>‡</sup>	1.71 V	PDOI		
–40°C to 85°C	TPS3837J25DBVR <sup>†</sup>	TPS3837J25DBVT <sup>‡</sup>	2.25 V	PDRI		
	TPS3837L30DBVR <sup>†</sup>	TPS3837L30DBVT <sup>‡</sup>	2.64 V	PCBI		
	TPS3837K33DBVR <sup>†</sup>	TPS3837K33DBVT <sup>‡</sup>	2.93 V	PDUI		
	TPS3838E18DBVR <sup>†</sup>	TPS3838E18DBVT <sup>‡</sup>	1.71 V	PDQI		
	TPS3838J25DBVR <sup>†</sup>	TPS3838J25DBVT <sup>‡</sup>	2.25 V	PDPI		
	TPS3838L30DBVR <sup>†</sup>	TPS3838L30DBVT <sup>‡</sup>	2.64 V	PCCI		
	TPS3838K33DBVR <sup>†</sup>	TPS3838K33DBVT <sup>‡</sup>	2.93 V	PDVI		

<sup>†</sup> The DBVR passive indicates tape and reel of 3000 parts.

<sup>‡</sup> The DBVT passive indicates tape and reel of 250 parts.

### ORDERING INFORMATION




### FUNCTION TABLE TPS3836, TPS3837, TPS3838

MR	$V_{DD} > V_{IT}$	RESET§	RESET¶
L	0	L	Н
L	1	L	Н
н	0	L	н
Н	1	Н	L

§ TPS3836 and TPS3838

¶ TPS3837






functional block diagram



# timing diagram





# TPS3836E18 / J25 / H30 / L30 / K33 TPS3837E18 / J25 / L30 / K33, TPS3838E18 / J25 / L30 / K33 NANOPOWER SUPERVISORY CIRCUITS

SLVS292A - JUNE 2000 - REVISED JANUARY 2002

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>DD</sub> (see Note 1)	7 \/
All other pins (see Note 1)	
Maximum low output current, I <sub>OL</sub>	
Maximum high output current, I <sub>OH</sub>	
Input clamp current, $I_{IK}$ (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>DD</sub> )	
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{DD}$ )	
Continuous total power dissipation	
Operating free-air temperature range, T <sub>A</sub>	
Storage temperature range, T <sub>stg</sub>	
Soldering temperature	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND. For reliable operation, the device must not be operated at 7 V for more than t=1000 h continuously

### **DISSIPATION RATING TABLE**

PACKAGE	T <sub>A</sub> <25°C	DERATING FACTOR	T <sub>A</sub> = 70°C	T <sub>A</sub> = 85°C
	POWER RATING	ABOVE T <sub>A</sub> = 25°C	POWER RATING	POWER RATING
DBV	437 mW	3.5 mW/⁰C	280 mW	227 mW

### recommended operating conditions at specified temperature range

	MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub>	1.6	6	V
Input voltage, VI	0	V <sub>DD</sub> + 0.3	V
High-level input voltage, V <sub>IH</sub>	$0.7 \times V_{DD}$		V
Low-level input voltage, VIL		$0.3 \times V_{DD}$	V
Input transition rise and fall rate at $\overline{MR}$ , $\Delta t / \Delta V$		100	ns/V
Operating free-air temperature range, T <sub>A</sub>	-40	85	°C



# electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITION		MIN	TYP	MAX	UNIT	
		RESET	V <sub>DD</sub> = 3.3 V,	I <sub>OH</sub> = -2 mA					
V	High-level output voltage	(TPS3836)	V <sub>DD</sub> = 6 V,	I <sub>OH</sub> = –3 mA	0.8 ×			v	
VOH	High-level output voltage	RESET	V <sub>DD</sub> = 1.8 V,	I <sub>OH</sub> = –1 mA	V <sub>DD</sub>			V	
		(TPS3837)	V <sub>DD</sub> = 3.3 V,	$I_{OL} = -2 \text{ mA}$					
		RESET	V <sub>DD</sub> = 1.8 V,	I <sub>OL</sub> = 1 mA					
V		(TPS3836/8)	V <sub>DD</sub> = 3.3 V,	I <sub>OL</sub> = 2 mA			0.4	v	
VOL	Low-level output voltage	RESET (TPS3837)	V <sub>DD</sub> = 3.3 V,	I <sub>OL</sub> = 2 mA			0.4	V	
			V <sub>DD</sub> = 6 V,	I <sub>OL</sub> = 3 mA					
	Devenue en esta altera	TPS3836/8	$V_{DD} \ge 1.1 V$ ,	I <sub>OL</sub> = 50 μA			0.2		
	Power-up reset voltage (see Note 2)	TPS3837	V <sub>DD</sub> ≥ 1.1 V,	l <sub>OH</sub> = -50 μA	0.8 × V <sub>DD</sub>			V	
		TPS383xE18			1.66	1.71	1.74		
		TPS383xJ25			2.18	2.25	2.29		
VIT	Negative-going input threshold voltage (see Note 3)	TPS383xH30	$T_A = -40^{\circ}C$ to $85^{\circ}C$	2.70	2.79	2.85	V		
	Voltage (see Note of	TPS383xL30	-	2.56	2.64	2.69			
		TPS383xK33	-		2.84	2.93	2.99	1	
			1.7 V < V <sub>IT</sub> < 2.5 V			30			
V <sub>hys</sub>	Hysteresis at V <sub>DD</sub> input		2.5 V < V <sub>IT</sub> < 3.5 V			40		mV	
,			3.5 V < V <sub>IT</sub> < 5 V			50			
Чн	High-level input current	MR (see Note 4)	$\overline{\text{MR}} = 0.7 \times \text{V}_{DD},$	V <sub>DD</sub> = 6 V	-40	-60	-100	μA	
		СТ	$CT = V_{DD} = 6 V$		-25		25	nA	
IIL	Low-level input current	MR (see Note 4)	$\overline{MR} = 0 V,$	V <sub>DD</sub> = 6 V	-130	-200	-340	μA	
	-	СТ	CT = 0 V,	V <sub>DD</sub> = 6 V	-25		25	nA	
ЮН	High-level output current	TPS3838	$V_{DD} = V_{IT} + 0.2 V,$	$V_{OH} = V_{DD}$			25	nA	
	· · ·		V <sub>DD</sub> > V <sub>IT</sub> ,	V <sub>DD</sub> < 3 V		220	400		
IDD	Supply current		$V_{DD} > V_{IT}$ ,	V <sub>DD</sub> > 3 V		250	450	nA	
			$V_{DD} < V_{IT}$			10	15	μA	
	Internal pullup resistor at MR					30		kΩ	
CI	Input capacitance at MR, CT		$V_I = 0 V \text{ to } V_{DD}$			5		pF	

NOTES: 2. The lowest voltage at which  $\overline{\text{RESET}}$  output becomes active.  $t_r$ ,  $V_{DD} \ge 15 \,\mu\text{s/V}$ 

3. To ensure best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1 µF) should be placed near the supply terminal.

4. If manual reset is unused, MR should be connected to V<sub>DD</sub> to minimize current consumption.



# timing requirements at R\_L = 1 M $\Omega,$ C\_L = 50 pF, T\_A = 25 $^\circ\text{C}$

	PARAMETER		TEST CONDITIONS			TYP	MAX	UNIT
		at V <sub>DD</sub>	$V_{IH} = V_{IT} + 0.2 V,$	$V_{IL} = V_{IT} - 0.2 V$	6			μs
tw	Pulse width	at MR	$V_{DD} \ge V_{IT} + 0.2 \text{ V},$ $V_{IH} = 0.7 \times V_{DD}$	$V_{IL} = 0.3 \times V_{DD},$	1			μs

# switching characteristics at RL = 1 M $\Omega$ , CL = 50 pF, TA = 25 $^{\circ}\text{C}$

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Delay face		$eq:def_def_def_def_def_def_def_def_def_def_$	5	10	15	
<sup>t</sup> d	Delay time		$\label{eq:main_state} \begin{split} \frac{V_{DD}}{MR} &\geq V_{IT} + 0.2 \text{ V}, \\ MR &= 0.7 \times V_{DD}, \\ CT &= V_{DD} \text{ ,} \\ \text{See timing diagram} \end{split}$	100	200	300	ms
<sup>t</sup> PHL	Propagation (delay) time, high-to-low-level output	V <sub>DD</sub> to RESET delay	$V_{IL} = V_{IT} - 0.2 \text{ V},$ $V_{IH} = V_{IT} + 0.2 \text{ V}$			10	μs
		(TPS3836, TPS3838)	V <sub>IL</sub> = 1.6 V			50	
<sup>t</sup> PLH	Propagation (delay) time, low-to-high-level output	V <sub>DD</sub> to RESET delay	$V_{IL} = V_{IT} - 0.2 \text{ V},$ $V_{IH} = V_{IT} + 0.2 \text{ V}$			10	μs
		(TPS3837)	VIL = 1.6 V			50	
<sup>t</sup> PHL	Propagation (delay) time, high-to-low-level output	MR to RESET delay (TPS3836, TPS3838)	$V_{DD} \ge V_{IT} + 0.2 \text{ V},$ $V_{IL} = 0.3 \times V_{DD},$			0.1	μs
<sup>t</sup> PLH	Propagation (delay) time, low-to-high-level output	MR to RESET delay (TPS3837)	$V_{IL} = 0.7 \times V_{DD}$			0.1	μs

# **TYPICAL CHARACTERISTICS**


# **Table of Graphs**

			FIGURE
I <sub>DD</sub>	Supply current	vs Supply voltage	1
I <sub>MR</sub>	Manual reset current	vs Manual reset voltage	2
VOL	Low-level output voltage	vs Low-level output current	3
VOH	High-level output voltage	vs High-level output current	4
	Normalized reset threshold voltage	vs Free-air temperature	5
	Minimum pulse duration at VDD	vs V <sub>DD</sub> Threshold overdrive	6



# TPS3836E18 / J25 / H30 / L30 / K33 TPS3837E18 / J25 / L30 / K33, TPS3838E18 / J25 / L30 / K33 NANOPOWER SUPERVISORY CIRCUITS


SLVS292A - JUNE 2000 - REVISED JANUARY 2002



**TYPICAL CHARACTERISTICS** 



**TYPICAL CHARACTERISTICS** 








### **MECHANICAL DATA**

### DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-178



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated