查询CD4021BE供应商

TEXAS INSTRUMENTS Data sheet acquired from Harris Semiconductor

SCHS024A - Revised March 2002

CMOS 8-Stage Static Shift Registers

High-Voltage Types (20-Volt Rating) CD4014B:


Synchronous Parallel or Serial Input/Serial Output

CD4021B:

Asynchronous Parallel Input or Synchronous Serial Input/Serial Output

CD4014B and CD4021B series types are 8-stage parallel- or serial-input/serial output registers having common CLOCK and PARALLEL/SERIAL CONTROL inputs, a single SERIAL data input, and individual parallel "JAM" inputs to each register stage. Each register stage is a D-type, master-slave flip-flop. In addition to an output from stage 8, "Q" outputs are also available from stages 6 and 7. Parallel as well as serial entry is made into the register synchronously with the positive clock line transition in the CD4014B. In the CD4021B serial entry is synchronous with the clock but parallel entry is asynchronous. In both types, entry is controlled by the PARALLEL/SERIAL CONTROL input. When the PARALLEL/SERIAL CON-TROL input is low, data is serially shifted into the 8-stage register synchronously with the positive transition of the clock line. When the PARALLEL/SERIAL CONTROL input is high, data is jammed into the 8-stage register via the parallel input lines and synchronous with the positive transition of the clock line. In the CD4021B, the CLOCK input of the internal stage is "forced" when asynchronous parallel entry is made. Register expansion using multiple packages is permitted.

The CD4014B and CD4021b series types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline package (NSR suffix), and in chip form (H suffix).






CD4014B, CD4021B Types

专业PCB打样工厂

Features:

- Medium-speed operation . . . 12 MHz (typ.) clock rate at VDD-VSS = 10 V
- Fully static operation
- 8 master-slave flip-flops plus output buffering and control gating
- 100% tested for quiescent current at 20 V
 Maximum input current of 1 µA at 18 V
- over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) = 1 V at V_{DD} = 5 V 2 V at V_{DD} = 10 V
 - 2.5 V at V_{DD} = 15 V
- Standardized, symmetrical output characteristics
 - 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"



,24小时加急出货


Applications:

- Parallel input/serial output data queueing
- Parallel to serial data conversion
- General-purpose register


RECOMMENDED OPERATING CONDITIONS AT T_A = 25°C, Unless Otherwise Specified For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

CHARACTERISTIC	v _{DD}	LIN			
	(V)	Min.	Max.	UNITS	
Supply-Voltage Range (T _A = Full Package-Temperature Range)		3	18	SCVC	
	5	180			
Clock Pulse Width, tw	10	80	-	ns	
	15	50	-		
	5	-	3		
Clock Frequency, fCL	10		6	MHz	
59.50	15	_	8.5		
Clock Rise and Fall Time,	5	_	15		
t _r CL, t _f CL	10	-	15	μs	
	15	~	15		
Set-up Time, t _s :				12-00	
Serial Input	5	120		1 2 2 2	
(ref. to CL)	10	80		ns	
	15	60	0.11		
Parallel Inputs	5	80	-		
CD4014B	10	50	-	ns	
(ref. to CL)	15	40	_		
Parallel Inputs	5	50	_		
CD4021B	10	30	-	ns	
(ref. to P/S)	15	20	_		
Parallel/Serial Control	5	180	_	1	
CD4014B	10	80	_	ns	
(ref. to CL)	15	60			
Received Review Michael	5	160	<u> </u>	1	
Parallel/Serial Pulse Width,	10	80	_	ns	
t _W (CD4021B)	15	50	_		
	5	280		1	
Parallel/Serial Removal Time,	10	140	_	ns	
t _{REM} (CD4021B)	15	100	_		

and the second second



x = 1 + 1 + 1 + 1








Fig. 2 - Logic diagram for CD4021B.








MAXIMUM RATINGS, Absolute-Maximum Values:	
DC SUPPLY-VOLTAGE RANGE, (VDD)	and the second sec
Voltages referenced to VSS Terminal)	
INPUT VOLTAGE RANGE, ALL INPUTS	
DC INPUT CURRENT, ANY ONE INPUT	±10mA
POWER DISSIPATION PER PACKAGE (PD):	
For T _A = -55°C to +100°C	
For TA = +100°C to +125°C	
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	
OPERATING-TEMPERATURE RANGE (TA)	
STORAGE TEMPERATURE RANGE (Talg)	
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 inch (1:59 ± 0.79mm) from case for 10s max	+265°C





3

COMMERCIAL CMOS HIGH VOLTAGE ICS




Fig. 6 — Minimum output high (source) current characteristics.

STATIC ELECTRICAL CHARACTERISTICS


CHARAC- TERISTIC	CON	DITIO	NS	LIMITS AT INDICATED TEMPERATURES (°C)						PC)	U N I T
	Vo	VIN	V _{DD}						+25		s
	- (V)	(V)	Ī	-55	_40	+85	+125	Min.	Тур.	Max.	
Quiescent Device Current, IDD Max.		0,5	5	5	5	150	150	-	0.04	5	
	-	0,10	10	10	10	300	300	-	0.04	10	μA
		0,15	15	20	20	600	600	-	0.04	20	
		0,20	20	100	100	3000	3000	-	0.08	100	
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-	
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	_	
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-	
Output High	4.6	0,5	5	-0.64	-0.61	-0,42	0.36	-0.51	-1	_	mÆ
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	_	
Current, IOH Min.	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	_	
OH WIN	13.5	0,15	15	-4.2	-4	-2.8	- 2.4	-3.4	-6.8	_	
Output Voltage:		0,5	5	0.05				_	0	0.05	
Low-Level,	10 11	0,10	10	0.05				-	0	0.05	
V _{OL} Max.	-	0,15	15	0.05				. .	0	0.05	۱v
Output	1	0,5	5	4.95				- 4.95	-5	-	
Voltage: High-Level,	_	0,10	10	9.95				9.95	10	-	-
V _{OH} Min.	-	0,15	15		14	14.95	15		. •		
Input Low	0.5,4.5		5	1.5				-	-	1.5	
Voltage	1,9		10	3				-	_	3	
V _{IL} Max.	1.5,13.5	-	15	4					_	4	۱v
Input High Voltage, V _{IH} Min.	0.5,4.5	-	5	3.5			3.5	-	_		
	1, 9	—	10	7				7	_	_	
	1.5,13.5	_	15	11			11	-	-		
Input Current I _{IN} Max.	_	0,18	18	±0.1	±0.1	±1	±1	-	±10 ⁻⁵	±0.1	μA

m () ()


DYNAMIC ELECTRICAL CHARACTERISTICS at T_A=25°C, Input t_r,t_f=20 ns, C_L=50 pF, R_L=200 K Ω


	TEST CONDITIONS					
CHARACTERISTIC		V _{DD} (V)	Min.	Тур.	Max.	UNITS
Propagation Delay Time,	1	- 5	-	160	320	1
TPLH, TPHL	1	10	- 1	80	160	ns
	+	15		60	120	
Transition Time,		5		100	200	
tTHL, tTLH		10 15	-	50	100	ns
	<u> </u>		<u> </u>	40	80	
Maximum Clock Input		5	3	6	-	
Frequency, f _{CL}	1 .	10 15	6	12	-	MHz
· · · · · · · · · · · · · · · · · · ·	┥		8.5	17	-	ļ
Minimum Clock Pulse		5	-	90	180	
Width, t _W		10 15	- 1	40	80	ns
	 			25	50	
Clock Rise and Fall Time,		5	. —	-	15	[
t _r CL, t _f CL*	· ·	10 15	-	-	15	μs
Minimum Set-up Time, t _s :				-	15	<u> </u>
Serial Input		5		60	120	
(ref. to CL)		10 15	-	40	80	ns
Parallel Inputs				<u> </u>	60	
CD4014B		5 10	-	40	80	
(ref. to CL)		10	_	25 20	50	ns
Parallel Inputs		5			40	
CD4021B		5 10	-	25 15	50 30	
(ref. to P/S)		15	_	10	20	ns
Parallel/Serial Control		5		90	180	
CD4014B		10	-	40	80	ns
(ref. to CL)		15	_	30	60	
Minimum Hold Time, t _H :		5			0	
Serial In, Parallel In,		10	_	_	0	ns
Parallel/Serial Control		15	_	_	ŏ	113
Minimum P/S Pulse Width,		5	_	80	160	
t _{WH}		10		40	80	ns
(CD4021B)		15	_	25	50	
Minimum P/S Removal Time,		5		140	280	
^t REM		10	_	70	140	ns
CD4021B (ref. to CL)		15	-	50	100	,13
Average Input Capacitance, C	Any	Input	_	5	7.5	ρF

* If more than one unit is cascaded trCL should be made less than or equal to the sum of the transition time and the fixed propagation delay of the output of the driving stage for the estimated capacitive load.





AMBIENT TEMPERATURE (TA)+25°C







ma Para Pa











90 | 94 | ıò 83-80-12 11. 13 15 70-60· 50 80- 88 (2.032-2.235) 40· 30-20ю 5 0 4-10 Dimensions and pad layout for CD4014BH (CD4021 BH is identical) 91-99 (2:312-2:514) 92CM-29870

> Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch) .

> > . .



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated

