

# **General Description**

The MP1015 is a Power IC that offers a true complete solution for driving a Cold Cathode Fluorescent Lamps (CCFL). This Power IC converts unregulated DC voltage to a nearly pure sine wave required to ignite and operate the CCFL. Based on proprietary power topology and control techniques (patented), it greatly increases the power conversion efficiency. The MP1015 can be used with analog or burst mode dimming without any additional external components. The MP1015 offers four distinct performance advantages:

- More light for less power 1.
- 2. Smallest board implementation possible
- 3. Low EMI emission
- 4. Low cost off the shelf components

# **Ordering Information**

Part Number*	Package	Temperature
MP1015EM	TSSOP20	-20°C to +85°C
MP1015EF	TSSOP20F	-20°C to +85°C
<u>EV0001</u>	MP1015EM Evaluation Board	

\* For Tape & Reel use suffix - Z (e.g. MP1015EM-Z)

### **Features**


- Built-in Burst Mode Oscillator and Modulator
- Built-in Analog and Burst Mode Dimming
- Built-in Current and Voltage Feedback Control
- Built-in Open/Short Lamp Protection
- Built-in Dual Mode Fault Timer .
- Built-in Soft-on/Soft-off Burst Mode
- Automatic Recovery from ESD Event
- Wide Range 6 to 22V Battery Voltage with . Regulated Lamp Current
- Startup at all voltages and temp without additional components
- Integrated  $0.10\Omega$  Power Switches
- **Output Short Circuit Protected**
- No High Voltage Ballast Capacitor
- **Evaluation Board Available**

# Applications

LCD Backlight inverter for notebook computers, Web Pads, GPS, or desktop display

#### Cisb Risb ≶ CbaR Cft Ccomp Cref Cs2 Rs Csfb

Figure 1: Typical Circuit for PWM or Analog Mode Operation (includes all protection requirements)



MP1015 Rev 2.7\_03/25/03

www.monolithicpower.com



### **Absolute Maximum Ratings**

Input Voltage (V <sub>Batt</sub> )	25V
IL, ISFB Input Voltages (V <sub>IL</sub> , V <sub>ISFB</sub> )	+/-6V
VLFB Input Voltage (V <sub>VLFB</sub> )	-0.3 to 12V
Logic Input Voltages	-0.3 to 6.8V
Power Dissipation	1.0W
Operating Frequency	150KHz
Junction Temperature	150°C
Lead Temperature (Solder)	260°C
Storage Temperature	–55°C to 150°C

### **Recommended Operating Conditions**

Input Voltage (V <sub>Batt</sub> )	6 to 22V
Analog Brightness Voltage (V <sub>ABrt</sub> )	0 to 1.9V
Digital Brightness Voltage (V <sub>DBrt</sub> )	0 to 1.8V
Enable (V <sub>En</sub> )	0 to 5V
Operating Frequency (Typical)	60KHz
Ambient Operating Temperature	-20°C to +85°C
Thermal Characteristics	

#### Thermal Characteristics

Thermal resistance $\theta_{JA}$ (TSSO	P) 140°C/W
Thermal resistance $\theta_{JA}$ (TSSOF	PF) 110°C/W


### **Electrical Characteristics** (Unless otherwise specified V<sub>Batt</sub>=12V, T<sub>A</sub>=25°C)

Parameters	Symbol	Condition	Min	Тур	Мах	Units
Reference Voltage					I	
Output Voltage	V <sub>Ref</sub>	I <sub>Ref</sub> = 3mA	4.75	5.0	5.25	V
Reference Current	I <sub>Ref</sub>				3.0	mA
Line Regulation		6.5V < V <sub>Batt</sub> < 22V			30	mV
Load Regulation		0 < I <sub>Ref</sub> < 3.0mA			30	mV
Battery Supply						
Supply Current (disabled)	I <sub>Batt</sub>				10	μA
Supply Current (enabled)	I <sub>Batt</sub>	6.0V < V <sub>Batt</sub> < 22V		1.6	2.5	mA
Shutdown Logic						
Fault Timer Threshold	V <sub>(TH)FT</sub>		1.1	1.2	1.3	V
Fault Timer Sink Current	(111)/1	V <sub>VLFB</sub> >0, V <sub>ISFB</sub> <1.2V		1		μA
Fault Timer Source Current						
Open Lamp		V <sub>VLFB</sub> <0, V <sub>ISFB</sub> <1.2V		1		μA
Secondary Overload		V <sub>ISFB</sub> >1.2V		120		μA
Enable Voltage Low	V <sub>(L)En</sub>				0.5	V
Enable Voltage High	V <sub>(H)En</sub>		2.0			V
Output Drivers						
Switch On Resistance	R <sub>(ON)OutL,OutR</sub>	(Note 1)	0.085	0.12	0.15	Ω
Short Circuit Current	I <sub>SC</sub>			4		А
Ton(min)		V <sub>Comp</sub> =0V, V <sub>Batt</sub> =22V		435	550	ns
Ton(min)		V <sub>Comp</sub> =0V, V <sub>Batt</sub> =6V		1750	2100	ns
Brightness Control						
Sense full Brightness	V <sub>IL</sub>	V <sub>ABrt</sub> = 2.0V	360	379	400	mV
Sense full Dim	V <sub>IL</sub>	V <sub>ABrt</sub> = 0V	105	117	130	mV
Lamp Current regulation		7V < V <sub>Batt</sub> < 22V		2	5	%
Burst Oscillator Sink Current	I <sub>Bosc</sub>			380		μA
Burst Oscillator Peak Voltage	V <sub>Bosc</sub>		1.7	1.8	1.9	V
Digital Brightness Offset Voltage	V <sub>(OS) DBrt</sub>		-50	5	50	mV
Fault Loop Control						
Open Lamp Threshold	V <sub>(TH)VLFB</sub>			0		V
Secondary Current Threshold	V <sub>(TH)ISFB</sub>			1.2		V
Fault Mode Comp Current	I <sub>Comp</sub>	V <sub>VLFB</sub> <0V, V <sub>ISFB</sub> >1.2V		475		μA

Note 1: This parameter is guaranteed by design.



# **Pin Description**




## Table 1: Pin Designators

Pin Number	Pin Name	Pin Function
1	ABrt	Analog Dimming
2	IL	Lamp Current Feedback Sense Input
3	Bosc	Burst Oscillator Timing
4	DBrt	Burst Mode Dimming
5	En	Chip Enable. <i>Do not float this pin.</i>
6	Drv	Internally Generated MOSFET Gate Drive Supply Voltage (6V)
7	Batt	Power Supply Input
8	OutL	Output to Load (tank circuit)
9	PGnd	Power Ground
10	BtL	Regulated Output Voltage for Bootstrap Capacitor on Phase L
11	BtR	Regulated Output Voltage for Bootstrap Capacitor on Phase R
12	PGnd	Power Ground
13	OutR	Output to Load (tank circuit)
14	Batt	Power Supply Input
15	Ref	Internally Generated Reference Voltage Output (5V)
16	Comp	Loop Compensation Capacitor
17	FT	Fault Timer
18	VLFB	Open Lamp Detect (Lamp Voltage Feedback.)
19	ISFB	Shorted Lamp Detect (Secondary Current Feedback)
20	AGnd	Small Signal Ground (Note 1)

Note 1: For the MP1015EF, connect the exposed paddle to AGND (Pin 20).



# Figure 2: Functional Block Diagram



# **Feature Description**

### **Brightness Control**

The MP1015 can operate in three modes: Analog Mode, Burst Mode with a DC input, or Burst Mode with an external PWM. The three modes are dependent on the pin connections as per Table 1.

Choosing the required burst repetition frequency can be achieved by an RC combination, as defined in component selection. The MP1015 has a soft on and soft off feature to reduce noise, when using burst mode dimming.

#### **Table 2: Function Mode**

Function	Pin Connection		
	Pin 1	Pin 4	Pin 3
	ABrt	DBrt	Bosc
Analog Mode	0 – 1.9V	V <sub>Ref</sub>	AGnd
Burst Mode with	V	0 – 1.8V	Rbosc
DC input voltage	$V_{Ref}$	0 – 1.6V	Cbosc
Burst Mode from	V	PWM	1.5V
external source	$V_{Ref}$		1.50

Brightness Polarity:

Burst: 100% duty cycle is at 1.8V Analog: 1.9V is maximum brightness

### **Fault Protection**

<u>Open Lamp</u>: The VLFB pin (#18) is used to detect whether an open lamp condition has occurred. During normal operation the VLFB pin is typically at 5V DC with an AC swing of +/- 2V. If an open lamp condition exists then the AC voltage on the VLFB line will swing below zero volts. When that occurs, the IC regulates the VLFB voltage to 10V p-p and a 1 $\mu$ A current source will inject into the FT pin. If the voltage at the FT pin exceeds 1.2V, then the chip will shut down.

Excessive Secondary Current (Shorted Lamp and UL safety specs): The ISFB pin (#19) is used to detect whether excessive secondary current has occurred. During normal operation the ISFB voltage is a 1V p-p AC signal centered at zero volts D.C. If a fault condition occurs that increases the secondary current, then the voltage at ISFB will be greater than 1.2V. When that occurs, the IC regulates the ISFB voltage to 2.4V p-p and a 120µA current source will inject into the FT pin. If the voltage at the FT pin exceeds 1.2V, then the chip will shut down.



# Feature Description (continued)

<u>Fault Timer</u>: The timing for the fault timer will depend on the sourcing current, as described above, and the capacitor on the FT pin. The user can program the time for the voltage to rise before the chip detects a "real" fault. When a fault is triggered, then the internal drive voltage ( $V_{Drv}$ ) will collapse from 6.2V to 0V. The reference voltage will stay high at 5.0V.

### Lamp Startup

The strike voltage of the lamp will always be guaranteed at any temperature because the MP1015 uses a resonant topology for switching the outputs. The device will continue to switch at the resonant frequency of the tank until the strike voltage is achieved. This eliminates the need for external ramp timing circuits to ensure startup.

### Chip Enable

The chip has an on / off function, which is controlled by the En pin (#5). The enable signal goes directly to a Schmitt trigger. The chip will turn ON with an En = High and OFF with an En = Low.

# **Application Information**

#### Pin 19 (ISFB) : Rsfb, Csfb , Risb and Cisb (Secondary Short Protection)

The Rsfb and Csfb combination is used for feedback to the IS pin to detect excessive secondary current. These resistors have to be +/-5% tolerance components. The value for Rsfb is approximately 1.7K $\Omega$  and Csfb is approximately 82nF. This will ensure that the voltage at the ISFB pin is typically 1.0V during steady state operation. The maximum value for Csfb is 93nF to ensure that the chip will meet the UL1950 specification. Risb and Cisb components are used as a high pass filter.

#### Pin 18 (VLFB): Cs1, Cs2 and Rs (Open Lamp protection)

The regulated open lamp voltage is proportional to the Cs1 and Cs2 ratio. Cs1 has to be rated at 3KV and is typically between 5 to 22pF. The value of Cs1 is typically 15pF and is chosen for a specified maximum frequency. The value of Cs2 is set by the Customer to achieve the required open lamp voltage detection value, typically 4nF.

Cs2=Cs1 \* V(max)rms/ 3.5Vrms)

The value of Rs is typically  $300K\Omega$  (not critical).

#### Pin 17 (FT): Cft

The Cft cap is used to set the fault timer. This capacitor will determine when the chip will reach the fault threshold value. The user can choose the cap value to set the time out value.

#### <u> Open Lamp Time</u>


Cft (nF) = T(open lamp)  $(1\mu A)/ 1.2 V$ 

For a Cft= 820nF, then the time out for open lamp will be 0.98 sec.

#### Secondary Short Turn Off time

Because the sourcing current for a secondary short is approx.  $120\mu$ A, then the off time when a resistive short occurs across the lamp will be approx 100 times faster than the open lamp time.

To reduce the turn off time even further, then by modifying the connection at the FT node to:



#### Figure 3: Turn Off Time Adjustment

For a Cap=10nF, then the time out for secondary short will be 0.11ms. The turn off time for the secondary short will be reduced by an additional 100 times.

# Note: The open lamp time will remain the same value as defined by Cft.

#### Pin 16 (Comp): Ccomp

This cap is the system compensation cap that connects between comp and AGnd. A 1.5nf or 2.2nF cap is recommended. This cap should be X7R ceramic with a voltage rating sufficient for 5V biasing. The value of Ccomp affects the soft-on rise time and soft-off fall time.



# **Application Information (Continued)**

### Pin 15 (Cref):

Cref is the bypass cap for the internal 5.0V supply. This capacitor must be placed as close as possible to the pin. A maximum of 100 mils is recommended between the cap and the IC. The value of the cap is typically  $0.47\mu$ F

### Pin 14, Pin 7 & Pin 9 (Batt & PGnd): CbaR/L, Cba

These caps are used as the bypass caps for the battery voltage supply line. These capacitors will absorb most of the input switching current of the inverter and will require adequate ripple rating. The typical current rating for Cba is > 500mArms. Typically CbaR and CbaL are 1 $\mu$ F and Cba is equal to 2 caps of 2.2 $\mu$ F.

#### Pin 13 & Pin 8 (OutL & OutR): Cp1, Rdamp, Rbleed

The primary transformer current flows through this capacitor. Its value is typically  $1\mu$ F and its voltage rating is sufficient for a 5V bias. The capacitor should be ceramic and have a ripple current rating greater than the primary current (typically 0.8Arms). It is more optimal to use two parallel 0.47 $\mu$ F ceramic caps for minimal ESR losses.

Rdamp and Rbleed are used to ensure that the bridge outputs are at 0V prior to startup. Typically Rbleed = 4.3K $\Omega$  and Rdamp = 1K $\Omega$ .

#### Pin 11 and Pin 10 (BtL and BtR): Cbtl and Cbtr

These are the reservoir caps for the upper switches' gate drive. They should be 10nF and made of X7R ceramic material and have a voltage rating for 6.6V biasing.

#### Pin 6 (Drv): Cdrv

This bypasses the 6.2V gate supply for the lower switches. The value should be 100nF ceramic Y5V or X7R material.

#### <u>Pin 5: (En)</u>

This pin will enable and disable the chip. Do not float this pin.

#### Pin 4 (DBrt) : Rdbr, Cdbr

This pin is used for burst brightness control. The DC voltage on this pin will control the burst percentage on the output. The signal is filtered for optimal operation. The active range is approximately 0.1V to 1.8V. The value of Rdbr and Cdbr is not critical.

#### Pin 3 (Bosc): Cbosc, Rbosc

The Cbosc and Rbosc will set the burst repetition rate and the minimum Ton. Set  $T_{min}$  to achieve the minimum required system brightness. Ensure that  $T_{min}$  is long enough that the lamp does not extinguish. These values are determined by the following steps:

1) Select a Minimum Duty Cycle ( $D_{MIN}$ ). This is the ratio  $T_{FALL}$  / ( $T_{FALL}$  +  $T_{RISE}$ ) for the burst oscillator. For example: 10%

2) Determine Rbosc by the formula:

Rbosc = 
$$\frac{1.68 * [(1 / D_{MIN}) - 1]}{0.42} + 4$$
  
350 \* 10<sup>-6</sup>

3) Select a burst frequency and find  $T_{TOTAL}$  where  $T_{TOTAL}$  = 1/burst frequency. Then determine Cbosc by the formula:


$$Cbosc = \frac{(1-D_{MIN})}{0.42 * Rbosc * f_{bosc}}$$

Where:

 $f_{bosc}$ = burst frequency rate in Hz T<sub>min</sub>= Minimum burst time in sec



# Figure 4: Open\_Lamp Voltage Setup and UL Test Protection Application Information




Xcsfb = 1/( 2 \* 3.14 \* F\* Csfb ), F = 100K Csfb = 1/( 2 \* 3.14 \* 100K \* Xcsfb ) = 70mA /( 2 \* 3.14 \* 100K \* 1.2V ) = 93nF Get Csfb\_max = 93nF , therefore Csfb is selected below 93nF approx 75nF or 68nF.

```
Rsfb = E / I = 1.2V / 0.7mA = 1.7K
```


Get Rsfb\_min = 1.7K , therefore Rsfb is selected above 1.7K approx 12K ~ 3.9K.



# Figure 5: Burst Oscillator Waveform versus Output Lamp Current



# **Packaging Information**



TSSOP20 or TSSOP20F (Exposed Paddle \*\*)

**NOTICE:** MPS believes the information in this document to be accurate and reliable. However, it is subject to change without notice. Please contact the factory for current specifications. No responsibility is assumed by MPS for its use or fit to any application, nor for infringement of patent or other rights of third parties.

MP1015 Rev 2.7	Monolithic Power Systems, Inc.
03/25/03	983 University Ave, Building D, Los Gatos, CA 95032 USA
© 2003 MPS, Inc.	Tel: 408-395-2802 🖌 Fax: 408-395-2812 🖌 Web: www.monolithicpower.com