

OPA548

www.burr-brown.com/databook/OPA548.html

High-Voltage, High-Current OPERATIONAL AMPLIFIER

FEATURES

- **WIDE SUPPLY RANGE**
Single Supply: +8V to +60V
Dual Supply: $\pm 4V$ to $\pm 30V$
- **HIGH OUTPUT CURRENT:**
3A Continuous
5A Peak
- **WIDE OUTPUT VOLTAGE SWING**
- **FULLY PROTECTED:**
Thermal Shutdown
Adjustable Current Limit
- **OUTPUT DISABLE CONTROL**
- **THERMAL SHUTDOWN INDICATOR**
- **HIGH SLEW RATE:** 10V/ μs
- **LOW QUIESCENT CURRENT**
- **PACKAGES:**
7-Lead TO-220
7-Lead DDPACK Surface-Mount

APPLICATIONS

- VALVE, ACTUATOR DRIVER
- SYNCHRO, SERVO DRIVER
- POWER SUPPLIES
- TEST EQUIPMENT
- TRANSDUCER EXCITATION
- AUDIO AMPLIFIER

DESCRIPTION


The OPA548 is a low cost, high-voltage/high-current operational amplifier ideal for driving a wide variety of loads. A laser-trimmed monolithic integrated circuit provides excellent low-level signal accuracy and high output voltage and current.

The OPA548 operates from either single or dual supplies for design flexibility. In single supply operation, the input common-mode range extends below ground.

The OPA548 is internally protected against over-temperature conditions and current overloads. In addition, the OPA548 was designed to provide an accurate, user-selected current limit. Unlike other designs which use a "power" resistor in series with the output current path, the OPA548 senses the load indirectly. This allows the current limit to be adjusted from 0 to 5A with a resistor/potentiometer or controlled digitally with a voltage-out or current-out DAC.

The Enable/Status (E/S) pin provides two functions. An input on the pin not only disables the output stage to effectively disconnect the load but also reduces the quiescent current to conserve power. The E/S pin output can be monitored to determine if the OPA548 is in thermal shutdown.

The OPA548 is available in an industry-standard 7-lead staggered TO-220 package and a 7-lead DDPACK surface-mount plastic power package. The copper tab allows easy mounting to a heat sink or circuit board for excellent thermal performance. It is specified for operation over the extended industrial temperature range, $-40^{\circ}C$ to $+85^{\circ}C$. A SPICE macromodel is available for design analysis.




SPECIFICATIONS

At $T_{CASE} = +25^{\circ}C$, $V_S = \pm 30V$ and E/S pin open, unless otherwise noted.

PARAMETER	CONDITION	OPA548T, F			UNITS
		MIN	TYP	MAX	
OFFSET VOLTAGE Input Offset Voltage vs Temperature vs Power Supply	$V_{CM} = 0$, $I_O = 0$ $T_A = -40^{\circ}C$ to $+85^{\circ}C$ $V_S = \pm 4V$ to $\pm 30V$		± 2 ± 30 30	± 10 100	mV $\mu V/^{\circ}C$ $\mu V/V$
INPUT BIAS CURRENT⁽¹⁾ Input Bias Current ⁽²⁾ vs Temperature Input Offset Current	$V_{CM} = 0V$ $T_A = -40^{\circ}C$ to $+85^{\circ}C$ $V_{CM} = 0V$		-100 ± 0.5 ± 5	-500 ± 50	nA $nA/^{\circ}C$ nA
NOISE Input Voltage Noise Density, $f = 1kHz$ Current Noise Density, $f = 1kHz$			90 200		nV/\sqrt{Hz} fA/\sqrt{Hz}
INPUT VOLTAGE RANGE Common-Mode Voltage Range: Positive Negative Common-Mode Rejection	Linear Operation Linear Operation $V_{CM} = (V-) - 0.1V$ to $(V+) - 3V$	(V+) -3 (V-) -0.1 80	(V+) -2.3 (V-) -0.2 95		V V dB
INPUT IMPEDANCE Differential Common-Mode			$10^7 \parallel 6$ $10^9 \parallel 4$		$\Omega \parallel pF$ $\Omega \parallel pF$
OPEN-LOOP GAIN Open-Loop Voltage Gain	$V_O = \pm 25V$, $R_L = 1k\Omega$ $V_O = \pm 25V$, $R_L = 8\Omega$	90	98 90		dB dB
FREQUENCY RESPONSE Gain-Bandwidth Product Slew Rate Full Power Bandwidth Settling Time: $\pm 0.1\%$ Total Harmonic Distortion + Noise, $f = 1kHz$	$R_L = 8\Omega$ $G = 1$, 50Vp-p, $R_L = 8\Omega$ $G = -10$, 50V Step $R_L = 8\Omega$, $G = +3$, Power = 10W		1 10 See Typical Curve 15 0.02 ⁽³⁾		MHz V/ μs kHz μs %
OUTPUT Voltage Output, Positive Negative Positive Negative Maximum Continuous Current Output: dc ac Leakage Current, Output Disabled, dc Output Current Limit Current Limit Range Current Limit Equation Current Limit Tolerance ⁽¹⁾ Capacitive Load Drive	$I_O = 3A$ $I_O = -3A$ $I_O = 0.6A$ $I_O = -0.6A$ $R_{CL} = 14.8k\Omega$ ($I_{LIM} = \pm 2.5A$), $R_L = 8\Omega$	(V+) -4.1 (V-) +3.7 (V+) -2.4 (V-) +1.3 ± 3 3	(V+) -3.7 (V-) +3.3 (V+) -2.1 (V-) +1.0 See Typical Curve 0 to ± 5 $I_{LIM} = (15000)(4.75)/(13750\Omega + R_{CL})$ ± 100 See Typical Curve ⁽⁴⁾		V V V V A Arms A A mA
OUTPUT ENABLE /STATUS (E/S) PIN Shutdown Input Mode $V_{E/S}$ High (output enabled) $V_{E/S}$ Low (output disabled) $I_{E/S}$ High (output enabled) $I_{E/S}$ Low (output disabled) Output Disable Time Output Enable Time Thermal Shutdown Status Output Normal Operation Thermally Shutdown Junction Temperature, Shutdown Reset from Shutdown	E/S Pin Open or Forced High E/S Pin Forced Low E/S Pin High E/S Pin Low Sourcing 20 μA Sinking 5 μA , $T_J > 160^{\circ}C$	(V-) +2.4		(V-) +0.8 -65 -70 1 3 (V-) +3.5 (V-) +0.35 (V-) +0.8	V V μA μA μs μs V V $^{\circ}C$ $^{\circ}C$
POWER SUPPLY Specified Voltage Operating Voltage Range Quiescent Current Quiescent Current, Shutdown Mode		± 4	± 30 ± 17 ± 6	± 30 ± 20	V V mA mA
TEMPERATURE RANGE Specified Range Operating Range Storage Range Thermal Resistance, θ_{JC} 7-Lead DDPK, 7-Lead TO-220 7-Lead DDPK, 7-Lead TO-220 Thermal Resistance, θ_{JA} 7-Lead DDPK, 7-Lead TO-220	 $f > 50Hz$ dc No Heat Sink	-40 -40 -55		+85 +125 +125 2 2.5 65	$^{\circ}C$ $^{\circ}C$ $^{\circ}C$ $^{\circ}C/W$ $^{\circ}C/W$ $^{\circ}C/W$

NOTES: (1) High-speed test at $T_J = +25^{\circ}C$. (2) Positive conventional current flows into the input terminals. (3) See "Total Harmonic Distortion+Noise vs Frequency" in the Typical Performance Curves section for additional power levels. (4) See "Small-Signal Overshoot vs Load Capacitance" in the Typical Performance Curves section.

CONNECTION DIAGRAMS



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Output Current	See SOA Curve
Supply Voltage, V+ to V-	60V
Input Voltage	(V-)-0.5V to (V+)+0.5V
Input Shutdown Voltage	V+
Operating Temperature	-40°C to +125°C
Storage Temperature	-55°C to +125°C
Junction Temperature	150°C
Lead Temperature (soldering 10s) ⁽²⁾	300°C

NOTE: (1) Stresses above these ratings may cause permanent damage.
 (2) Vapor-phase or IR reflow techniques are recommended for soldering the OPA548F surface mount package. Wave soldering is not recommended due to excessive thermal shock and "shadowing" of nearby devices.

PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾	TEMPERATURE RANGE
OPA548T	7-Lead Stagger-Formed TO-220	327	-40°C to +85°C
OPA548F ⁽²⁾	7-Lead DPAK Surface-Mount	328	-40°C to +85°C

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book. (2) Available on Tape and Reel.







ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.







TYPICAL PERFORMANCE CURVES

At $T_{CASE} = +25^{\circ}C$, $V_S = \pm 30V$ and E/S pin open, unless otherwise noted.









TYPICAL PERFORMANCE CURVES (CONT)

At $T_{CASE} = +25^{\circ}C$, $V_S = \pm 30V$ and E/S pin open, unless otherwise noted.







TYPICAL PERFORMANCE CURVES (CONT)

At $T_{CASE} = +25^{\circ}C$, $V_S = \pm 30V$ and E/S pin open, unless otherwise noted.



TYPICAL PERFORMANCE CURVES (CONT)

At $T_{CASE} = +25^{\circ}C$, $V_S = \pm 30V$ and E/S pin open, unless otherwise noted.



APPLICATIONS INFORMATION

Figure 1 shows the OPA548 connected as a basic non-inverting amplifier. The OPA548 can be used in virtually any op amp configuration.

Power supply terminals should be bypassed with low series impedance capacitors. The technique shown, using a ceramic and tantalum type in parallel is recommended. In addition, we recommend a 0.01μF capacitor between V+ and V- as close to the OPA548 as possible. Power supply wiring should have low series impedance.




FIGURE 1. Basic Circuit Connections.

POWER SUPPLIES

The OPA548 operates from single (+8V to +60V) or dual ($\pm 4V$ to $\pm 30V$) supplies with excellent performance. Most behavior remains unchanged throughout the full operating voltage range. Parameters which vary significantly with operating voltage are shown in the typical performance curves.

Some applications do not require equal positive and negative output voltage swing. Power supply voltages do not need to be equal. The OPA548 can operate with as little as 8V between the supplies and with up to 60V between the supplies. For example, the positive supply could be set to 55V with the negative supply at -5V, or vice-versa.

ADJUSTABLE CURRENT LIMIT

The OPA548 features an accurate, user-selected current limit. Current limit is set from 0 to 5A by controlling the input to the I_{LIM} pin. Unlike other designs which use a power resistor in series with the output current path, the OPA548 senses the load indirectly. This allows the current limit to be set with a 0 to 330μA control signal. In contrast, other designs require a limiting resistor to handle the full output current (5A in this case).

With the OPA548, the simplest method for adjusting the current limit uses a resistor or potentiometer connected between the I_{LIM} pin and V- according to the equation:

$$R_{CL} = \frac{(15000)(4.75)}{I_{LIM}} - 13750\Omega$$

The low level control signal (0 to 330μA) also allows the current limit to be digitally controlled.

Figure 3 shows a simplified schematic of the internal circuitry used to set the current limit. Leaving the I_{LIM} pin open programs the output current to zero, while connecting I_{LIM} directly to V- programs the maximum output current limit, typically 5A.

SAFE OPERATING AREA

Stress on the output transistors is determined both by the output current and by the output voltage across the conducting output transistor, $V_S - V_O$. The power dissipated by the output transistor is equal to the product of the output current and the voltage across the conducting transistor, $V_S - V_O$. The Safe Operating Area (SOA curve, Figure 2) shows the permissible range of voltage and current.




FIGURE 2. Safe Operating Area.

The safe output current decreases as $V_S - V_O$ increases. Output short-circuits are a very demanding case for SOA. A short-circuit to ground forces the full power supply voltage ($V+$ or $V-$) across the conducting transistor. Increasing the case temperature reduces the safe output current that can be tolerated without activating the thermal shutdown circuit of the OPA548. For further insight on SOA, consult Application Bulletin AB-039.

AMPLIFIER MOUNTING

Figure 4 provides recommended solder footprints for both the TO-220 and DDPACK power packages. The tab of both packages is electrically connected to the negative supply, V-. It may be desirable to isolate the tab of TO-220 package from its




FIGURE 3. Adjustable Current Limit.




FIGURE 4. TO-220 and DDPAK Solder Footprints.

mounting surface with a mica (or other film) insulator (see Figure 5). For lowest overall thermal resistance it is best to isolate the entire heat sink/OPA548 structure from the mounting surface rather than to use an insulator between the semiconductor and heat sink.

For best thermal performance, the tab of the DDPAK surface-mount version should be soldered directly to a circuit board copper area. Increasing the copper area improves heat

dissipation. Figure 6 shows typical thermal resistance from junction-to-ambient as a function of the copper area

POWER DISSIPATION

Power dissipation depends on power supply, signal, and load conditions. For dc signals, power dissipation is equal to the product of output current times the voltage across the




FIGURE 5. TO-220 Thermal Resistance vs Aluminum Plate Area.




FIGURE 6. DDPAK Thermal Resistance vs Circuit Board Copper Area.

conducting output transistor. Power dissipation can be minimized by using the lowest possible power supply voltage necessary to assure the required output voltage swing.

For resistive loads, the maximum power dissipation occurs at a dc output voltage of one-half the power supply voltage. Dissipation with ac signals is lower. Application Bulletin AB-039 explains how to calculate or measure power dissipation with unusual signals and loads.

THERMAL PROTECTION

Power dissipated in the OPA548 will cause the junction temperature to rise. The OPA548 has thermal shutdown circuitry that protects the amplifier from damage. The thermal protection circuitry disables the output when the junction temperature reaches approximately 160°C , allowing the device to cool. When the junction temperature cools to approximately 140°C , the output circuitry is again enabled. Depending on load and signal conditions, the thermal protection circuit may cycle on and off. This limits the dissipa-

tion of the amplifier but may have an undesirable effect on the load.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heat sink. For reliable operation, junction temperature should be limited to 125°C , maximum. To estimate the margin of safety in a complete design (including heat sink) increase the ambient temperature until the thermal protection is triggered. Use worst-case load and signal conditions. For good reliability, thermal protection should trigger more than 35°C above the maximum expected ambient condition of your application. This produces a junction temperature of 125°C at the maximum expected ambient condition.

The internal protection circuitry of the OPA548 was designed to protect against overload conditions. It was not intended to replace proper heat sinking. Continuously running the OPA548 into thermal shutdown will degrade reliability.

HEAT SINKING

Most applications require a heat sink to assure that the maximum operating junction temperature (125°C) is not exceeded. In addition, the junction temperature should be kept as low as possible for increased reliability. Junction temperature can be determined according to the equation:

$$T_J = T_A + P_D \theta_{JA} \quad (1)$$

$$\text{where, } \theta_{JA} = \theta_{JC} + \theta_{CH} + \theta_{HA} \quad (2)$$

T_J = Junction Temperature (°C)

T_A = Ambient Temperature (°C)

P_D = Power Dissipated (W)

θ_{JC} = Junction-to-Case Thermal Resistance (°C/W)

θ_{CH} = Case-to-Heat Sink Thermal Resistance (°C/W)

θ_{HA} = Heat Sink-to-Ambient Thermal Resistance (°C/W)

θ_{JA} = Junction-to-Air Thermal Resistance (°C/W)

Figure 7 shows maximum power dissipation versus ambient temperature with and without the use of a heat sink. Using a heat sink significantly increases the maximum power dissipation at a given ambient temperature as shown.

The difficulty in selecting the heat sink required lies in determining the power dissipated by the OPA548. For dc output into a purely resistive load, power dissipation is simply the load current times the voltage developed across the conducting output transistor, $P_D = I_L(V_s - V_O)$. Other loads are not as simple. Consult Application Bulletin AB-039 for further insight on calculating power dissipation. Once power dissipation for an application is known, the proper heat sink can be selected.




FIGURE 7. Maximum Power Dissipation vs Ambient Temperature.

Heat Sink Selection Example

A TO-220 package is dissipating 5 Watts. The maximum expected ambient temperature is 40°C. Find the proper heat sink to keep the junction temperature below 125°C (150°C minus 25°C safety margin).

Combining equations (1) and (2) gives:

$$T_J = T_A + P_D(\theta_{JC} + \theta_{CH} + \theta_{HA}) \quad (3)$$

T_J , T_A , and P_D are given. θ_{JC} is provided in the specification table, 2.5°C/W (dc). θ_{CH} can be obtained from the heat sink manufacturer. Its value depends on heat sink size, area, and material used. Semiconductor package type, mounting screw torque, insulating material used (if any), and thermal joint compound used (if any) also affect θ_{CH} . A typical θ_{CH} for a TO-220 mounted package is 1°C/W. Now we can solve for θ_{HA} :

$$\theta_{HA} = \frac{T_J - T_A}{P_D} - (\theta_{JC} + \theta_{CH})$$

$$\theta_{HA} = \frac{125^\circ\text{C} - 40^\circ\text{C}}{5\text{W}} - (2.5^\circ\text{C/W} + 1^\circ\text{C/W}) = 13.5^\circ\text{C/W}$$

To maintain junction temperature below 125°C, the heat sink selected must have a θ_{HA} less than 14°C/W. In other words, the heat sink temperature rise above ambient must be less than 67.5°C (13.5°C/W x 5W). For example, at 5 Watts Thermalloy model number 6030B has a heat sink temperature rise of 66°C above ambient ($\theta_{HA} = 66^\circ\text{C}/5\text{W} = 13.2^\circ\text{C/W}$), which is below the 67.5°C required in this example. Figure 7 shows power dissipation versus ambient temperature for a TO-220 package with a 6030B heat sink.

Another variable to consider is natural convection vs forced convection air flow. Forced-air cooling by a small fan can lower θ_{CA} ($\theta_{CH} + \theta_{HA}$) dramatically. Heat sink manufacturers provide thermal data for both of these cases. For additional information on determining heat sink requirements, consult Application Bulletin AB-038.

As mentioned earlier, once a heat sink has been selected the complete design should be tested under worst-case load and signal conditions to ensure proper thermal protection.

ENABLE/STATUS (E/S) PIN

The Enable/Status Pin provides two functions: forcing this pin low disables the output stage, or, E/S can be monitored to determine if the OPA548 is in thermal shutdown. One or both of these functions can be utilized on the same device using single or dual supplies. For normal operation (output enabled), the E/S pin can be left open or pulled high (at least 2.4V above the negative rail). A small value capacitor connected between the E/S pin and V- may be required for noisy applications.

Output Disable

A unique feature of the OPA548 is its output disable capability. This function not only conserves power during idle periods (quiescent current drops to approximately 6mA) but also allows multiplexing in low frequency ($f < 20\text{kHz}$), multichannel applications. Signals greater than 20kHz may cause leakage current to increase in devices that are shut-down. Figure 18 shows the two OPA548s in a switched amplifier configuration. The on/off state of the two amplifiers is controlled by the voltage on the E/S pin.

To disable the output, the E/S pin is pulled low, no greater than 0.8V above the negative rail. Typically the output is shutdown in 1 μ s. Figure 8 provides an example of how to implement this function using a single supply. Figure 9 gives a circuit for dual supply applications. To return the output to an enabled state, the E/S pin should be disconnected (open) or pulled to at least (V $-$) + 2.4V. It should be noted that pulling the E/S pin high (output enabled) does not disable internal thermal shutdown.




FIGURE 8. Output Disable with a Single Supply.




FIGURE 9. Output Disable with Dual Supplies.

Thermal Shutdown Status

Internal thermal shutdown circuitry shuts down the output when the die temperature reaches approximately 160°C, resetting when the die has cooled to 140°C. The E/S pin can be monitored to determine if shutdown has occurred. During normal operation the voltage on the E/S pin is typically 3.5V above the negative rail. Once shutdown has occurred this voltage drops to approximately 350mV above the negative rail.

Figure 10 gives an example of monitoring shutdown in a single supply application. Figure 11 provides a circuit for dual supplies. External logic circuitry or an LED could be used to indicate if the output has been thermally shutdown, see Figure 16.




FIGURE 10. Thermal Shutdown Status with a Single Supply.




FIGURE 11. Thermal Shutdown Status with Dual Supplies.

Output Disable and Thermal Shutdown Status

As mentioned earlier, the OPA548's output can be disabled and the disable status can be monitored simultaneously. Figures 12 and 13 provide examples interfacing to the E/S pin while using a single supply and dual supplies, respectively.

OUTPUT STAGE COMPENSATION

The complex load impedances common in power op amp applications can cause output stage instability. For normal operation output compensation circuitry is typically not required. However, if the OPA548 is intended to be driven into current limit, an R/C network may be required. Figure 14 shows an output series R/C compensation (snubber) network which generally provides excellent stability.

A snubber circuit may also enhance stability when driving large capacitive loads (>1000pF) or inductive loads (motors, loads separated from the amplifier by long cables). Typically 3 Ω to 10 Ω in series with 0.01 μ F to 0.1 μ F is adequate. Some variations in circuit value may be required with certain loads.

OUTPUT PROTECTION

Reactive and EMF-generating loads can return load current to the amplifier, causing the output voltage to exceed the power supply voltage. This damaging condition can




FIGURE 15. Voltage Source.




FIGURE 16. Resistor-Controlled Programmable Power Supply.




FIGURE 17. Digitally-Controlled Programmable Power Supply.




FIGURE 18. Switched Amplifier.




FIGURE 19. Multiple Current Limit Values.





FIGURE 20. Single Quadrant $V \cdot I$ Limiting.



NOTES: (1) Works well for $G < 10$. Input offset causes output current to flow between amplifiers with $G > 10$. Gains (resistor ratios) of the two amplifiers should be carefully matched to ensure equal current sharing. (2) As configured (I_{LIM} connected to V_-) output current limit is set to 10A (peak). Each amplifier is limited to 5A (peak). Other current limit values may be obtained, see Figure 3, "Adjustable Current Limit".

FIGURE 21. Parallel Output for Increased Output Current.