查询UC3845供应商

MOTOROLA

捷多邦,专业PCB打样工厂,24小时加急出货 Order this document by UC3844/D



High Performance Current Mode Controllers

The UC3844, UC3845 series are high performance fixed frequency current mode controllers. They are specifically designed for Off-Line and dc-to-dc converter applications offering the designer a cost effective solution with minimal external components. These integrated circuits feature an oscillator, a temperature compensated reference, high gain error amplifier, current sensing comparator, and a high current totem pole output ideally suited for driving a power MOSFET.


WW.0ZSC.CO

Also included are protective features consisting of input and reference undervoltage lockouts each with hysteresis, cycle–by–cycle current limiting, a latch for single pulse metering, and a flip–flop which blanks the output off every other oscillator cycle, allowing output deadtimes to be programmed for 50% to 70%.

These devices are available in an 8–pin dual–in–line plastic package as well as the 14–pin plastic surface mount (SO–14). The SO–14 package has separate power and ground pins for the totem pole output stage.

The UCX844 has UVLO thresholds of 16 V (on) and 10 V (off), ideally suited for off–line converters. The UCX845 is tailored for lower voltage applications having UVLO thresholds of 8.5 V (on) and 7.6 V (off).


- Current Mode Operation to 500 kHz Output Switching Frequency
- Output Deadtime Adjustable from 50% to 70%
- Automatic Feed Forward Compensation
- Latching PWM for Cycle–By–Cycle Current Limiting
- Internally Trimmed Reference with Undervoltage Lockout
- High Current Totem Pole Output
- Input Undervoltage Lockout with Hysteresis
- Low Startup and Operating Current
- Direct Interface with Motorola SENSEFET Products




HIGH PERFORMANCE

CONTROLLERS

UC3844, 45 UC2844, 45





ORDERING INFORMATION

| Device | Operating Device Temperature Range | | |
|---------|---------------------------------------|---------|--|
| UC3844D | | SO-14 | |
| UC3845D | - Τ _Δ = 0° to +70°C | SO-14 | |
| UC3844N | $I_{A} = 0 10 + 70 C$ | Plastic | |
| UC3845N | | Plastic | |
| UC2844D | | SO-14 | |
| UC2845D | - Τ _A = – 25° to +85°C | SO-14 | |
| UC2844N | 1A = - 23 10 +03 C | Plastic | |
| UC2845N | | Plastic | |

© Motorola, Inc. 1996

MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
|--|--|---------------------------|-------------------------|
| Total Power Supply and Zener Current | (I _{CC} + I _Z) | 30 | mA |
| Output Current, Source or Sink (Note 1) | ۱O | 1.0 | А |
| Output Energy (Capacitive Load per Cycle) | W | 5.0 | μJ |
| Current Sense and Voltage Feedback Inputs | V _{in} | - 0.3 to + 5.5 | V |
| Error Amp Output Sink Current | ۱O | 10 | mA |
| Power Dissipation and Thermal Characteristics D Suffix, Plastic Package, Case 751A Maximum Power Dissipation @ $T_A = 25^{\circ}C$ Thermal Resistance Junction–to–Air N Suffix, Plastic Package, Case 626 Maximum Power Dissipation @ $T_A = 25^{\circ}C$ Thermal Resistance Junction–to–Air | Ρ _D R _{θJA} Ρ _D R _{θJA} | 862 145 1.25 100 | mW °C/W ₩ °C/W |
| Operating Junction Temperature | ТJ | + 150 | °C |
| Operating Ambient Temperature UC3844, UC3845 UC2844, UC2845 | TA | 0 to + 70 - 25 to + 85 | °C |
| Storage Temperature Range | T _{stg} | – 65 to + 150 | °C |

ELECTRICAL CHARACTERISTICS (V_{CC} = 15 V, [Note 2], R_T = 10 k, C_T = 3.3 nF, T_A = T_{low} to T_{high} [Note 3],

unless otherwise noted.)

| | | UC284X | | UC384X | | | | |
|--|---------------------------|----------|---------|----------|----------|---------|----------|-------|
| Characteristics | Symbol | Min | Тур | Max | Min | Тур | Max | Unit |
| REFERENCE SECTION | REFERENCE SECTION | | | | | | | |
| Reference Output Voltage (I _O = 1.0 mA, T _J = 25°C) | V _{ref} | 4.95 | 5.0 | 5.05 | 4.9 | 5.0 | 5.1 | V |
| Line Regulation (V _{CC} = 12 V to 25 V) | Regline | - | 2.0 | 20 | - | 2.0 | 20 | mV |
| Load Regulation (I _O = 1.0 mA to 20 mA) | Regload | - | 3.0 | 25 | - | 3.0 | 25 | mV |
| Temperature Stability | ΤS | - | 0.2 | - | - | 0.2 | - | mV/°C |
| Total Output Variation over Line, Load, Temperature | V _{ref} | 4.9 | - | 5.1 | 4.82 | - | 5.18 | V |
| Output Noise Voltage (f = 10 Hz to kHz, $T_J = 25^{\circ}C$) | V _n | - | 50 | - | - | 50 | - | μV |
| Long Term Stability (T _A = 125°C for 1000 Hours) | S | - | 5.0 | - | - | 5.0 | - | mV |
| Output Short Circuit Current | ISC | - 30 | - 85 | - 180 | - 30 | - 85 | - 180 | mA |
| OSCILLATOR SECTION | | | | • | | | | |
| Frequency T _J = 25°C T _A = T _{low} to T _{high} | fosc | 47 46 | 52 - | 57 60 | 47 46 | 52 - | 57 60 | kHz |
| Frequency Change with Voltage (V_{CC} = 12 V to 25 V) | $\Delta f_{OSC}/\Delta V$ | - | 0.2 | 1.0 | - | 0.2 | 1.0 | % |
| Frequency Change with Temperature T _A = T _{low} to T _{high} | $\Delta f_{OSC}/\Delta T$ | - | 5.0 | - | - | 5.0 | - | % |
| Oscillator Voltage Swing (Peak-to-Peak) | V _{osc} | - | 1.6 | - | - | 1.6 | - | V |
| Discharge Current (V_{OSC} = 2.0 V, T _J = 25°C) | Idischg | - | 10.8 | - | - | 10.8 | - | mA |

 NOTES: 1. Maximum Package power dissipation limits must be observed.

 2. Adjust V_{CC} above the Startup threshold before setting to 15 V.

 3. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible

 T_{Iow} =
 0°C for UC3844, UC3845

 -25°C for UC2844, UC2845
 Thigh

 +85°C for UC2844, UC2845


ELECTRICAL CHARACTERISTICS (V_{CC} = 15 V, [Note 2], R_T = 10 k, C_T = 3.3 nF, T_A = T_{low} to T_{high} [Note 3],

unless otherwise noted,)

| | | UC284X | | | UC384X | | | |
|--|--|--------------------|----------------------------|-----------------|--------------------|----------------------------|-----------------|---------|
| Characteristics | Symbol | Min | Тур | Max | Min | Тур | Max | Unit |
| ERROR AMPLIFIER SECTION | | | | | | | | |
| Voltage Feedback Input (V _O = 2.5 V) | V _{FB} | 2.45 | 2.5 | 2.55 | 2.42 | 2.5 | 2.58 | V |
| Input Bias Current (V _{FB} = 2.7 V) | I _{IB} | - | -0.1 | -1.0 | - | -0.1 | -2.0 | μA |
| Open Loop Voltage Gain (V_{O} = 2.0 V to 4.0 V) | AVOL | 65 | 90 | - | 65 | 90 | - | dB |
| Unity Gain Bandwidth ($T_J = 25^{\circ}C$) | BW | 0.7 | 1.0 | - | 0.7 | 1.0 | - | MHz |
| Power Supply Rejection Ratio (V _{CC} = 12 V to 25 V) | PSRR | 60 | 70 | _ | 60 | 70 | - | dB |
| Output Current Sink (V _O = 1.1 V, V _{FB} = 2.7 V) Source (V _O = 5.0 V, V _{FB} = 2.3 V) Output Voltage Swing | ISink ISource | 2.0 0.5 | 12 -1.0 | | 2.0 0.5 | 12 -1.0 | - - | mA V |
| High State ($R_L = 15$ k to ground, $V_{FB} = 2.3$ V) Low State ($R_L = 15$ k to V_{ref} , $V_{FB} = 2.7$ V) | V _{OH} V _{OL} | 5.0 - | 6.2 0.8 | - 1.1 | 5.0 - | 6.2 0.8 | _ 1.1 | , i |
| CURRENT SENSE SECTION | • | | | • | | | | |
| Current Sense Input Voltage Gain (Notes 4 & 5) | Av | 2.85 | 3.0 | 3.15 | 2.85 | 3.0 | 3.15 | V/V |
| Maximum Current Sense Input Threshold (Note 4) | V _{th} | 0.9 | 1.0 | 1.1 | 0.9 | 1.0 | 1.1 | V |
| Power Supply Rejection Ratio V _{CC} = 12 V to 25 V (Note 4) | PSRR | - | 70 | - | - | 70 | - | dB |
| Input Bias Current | I _{IB} | - | -2.0 | -10 | - | -2.0 | -10 | μA |
| Propagation Delay (Current Sense Input to Output) | ^t PLH(IN/OUT) | - | 150 | 300 | - | 150 | 300 | ns |
| OUTPUT SECTION | • • • | | • | | | • | | |
| Output Voltage Low State $(I_{Sink} = 20 \text{ mA})$ $(I_{Sink} = 20 \text{ mA})$ High State $(I_{Sink} = 20 \text{ mA})$ $(I_{Sink} = 200 \text{ mA})$ | V _{OL} V _{OH} | - - 12 12 | 0.1 1.6 13.5 13.4 | 0.4 2.2 - | - - 13 12 | 0.1 1.6 13.5 13.4 | 0.4 2.2 - | V |
| Output Voltage with UVLO Activated $V_{CC} = 6.0 \text{ V}, I_{Sink} = 1.0 \text{ mA}$ | VOL(UVLO) | _ | 0.1 | 1.1 | _ | 0.1 | 1.1 | V |
| Output Voltage Rise Time ($C_L = 1.0 \text{ nF}, T_J = 25^{\circ}C$) | tr | - | 50 | 150 | - | 50 | 150 | ns |
| Output Voltage Fall Time (C _L = 1.0 nF, T _J = 25° C) | t _f | - | 50 | 150 | - | 50 | 150 | ns |
| UNDERVOLTAGE LOCKOUT SECTION | • | | | | | | | |
| Startup Threshold UCX844 UCX845 | V _{th} | 15 7.8 | 16 8.4 | 17 9.0 | 14.5 7.8 | 16 8.4 | 17.5 9.0 | V |
| Minimum Operating Voltage After Turn–On UCX844 UCX845 | VCC(min) | 9.0 7.0 | 10 7.6 | 11 8.2 | 8.5 7.0 | 10 7.6 | 11.5 8.2 | V |
| PWM SECTION | | - | | | _ | | | |
| Duty Cycle Maximum Minimum | DC _{max} DC _{min} | 46 - | 48 - | 50 0 | 47 - | 48 - | 50 0 | % |
| TOTAL DEVICE | | | | | | | | |
| Power Supply Current (Note 2) Startup: | ICC | | 0.5 | 1.0 | | 0.5 | 1.0 | mA |
| $(V_{CC} = 6.5 \text{ V for UCX845A},$ 14 V for UCX844) Operating | | - | 0.5 12 | 1.0 17 | - | 0.5 12 | 1.0 17 | |
| Power Supply Zener Voltage (I _{CC} = 25 mA) | VZ | 30 | 36 | - | 30 | 36 | - | V |

NOTES: 2. Adjust V_{CC} above the Startup threshold before setting to 15 V. 3. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible $T_{IoW} = 0^{\circ}C$ for UC3844, UC3845 $-25^{\circ}C$ for UC2844, UC2845 4. This parameter is measured at the latch trip point with V_{FB} = 0 V. 5. Comparator gain is defined as: Ay $\frac{\Delta V \text{ Output Compensation}}{\Delta V \text{ Current Sense Input}}$

ΔV Current Sense Input






Figure 3. Error Amp Small Signal Transient Response




Figure 4. Error Amp Large Signal Transient Response




Figure 5. Error Amp Open Loop Gain and Phase versus Frequency






Figure 6. Current Sense Input Threshold versus Error Amp Output Voltage








Figure 9. Reference Load Regulation

Figure 10. Reference Line Regulation




Figure 11. Output Saturation Voltage versus Load Current






Figure 12. Output Waveform





PIN FUNCTION DESCRIPTION

| Pin | | | | |
|-------|----------|--------------------------------|--|--|
| 8–Pin | 14–Pin | Function | Description | |
| 1 | 1 | Compensation | This pin is Error Amplifier output and is made available for loop compensation. | |
| 2 | 3 | Voltage Feedback | This is the inverting input of the Error Amplifier. It is normally connected to the switching power supply output through a resistor divider. | |
| 3 | 5 | Current Sense | A voltage proportional to inductor current is connected to this input. The PWM uses this information to terminate the output switch conduction. | |
| 4 | 7 | R _T /C _T | The Oscillator frequency and maximum Output duty cycle are programmed by connecting resistor R_T to V_{ref} and capacitor C_T to ground. Operation to 1.0 MHz is possible. | |
| 5 | - | Gnd | This pin is combined control circuitry and power ground (8-pin package only). | |
| 6 | 10 | Output | This output directly drives the gate of a power MOSFET. Peak currents up to 1.0 A are source and sunk by this pin. The output switches at one–half the oscillator frequency. | |
| 7 | 12 | VCC | This pin is the positive supply of the control IC. | |
| 8 | 14 | V _{ref} | This is the reference output. It provides charging current for capacitor CT through resistor RT | |
| - | 8 | Power Ground | This pin is a separate power ground return (14–pin package only) that is connected back to the power source. It is used to reduce the effects of switching transient noise on the control circuitry. | |
| - | 11 | VC | The Output high state (V _{OH}) is set by the voltage applied to this pin (14–pin package only). Wi a separate power source connection, it can reduce the effects of switching transient noise on th control circuitry. | |
| - | 9 | Gnd | This pin is the control circuitry ground return (14–pin package only) and is connected to back to the power source ground. | |
| _ | 2,4,6,13 | NC | No connection (14-pin package only). These pins are not internally connected. | |

Figure 14. Supply Current versus Supply Voltage

OPERATING DESCRIPTION

The UC3844, UC3845 series are high performance, fixed frequency, current mode controllers. They are specifically designed for Off–Line and dc–to–dc converter applications offering the designer a cost effective solution with minimal external components. A representative block diagram is shown in Figure 15.

Oscillator

The oscillator frequency is programmed by the values selected for the timing components RT and CT. Capacitor CT is charged from the 5.0 V reference through resistor RT to approximately 2.8 V and discharged to 1.2 V by an internal current sink. During the discharge of CT, the oscillator generates an internal blanking pulse that holds the center input of the NOR gate high. This causes the Output to be in a low state, thus producing a controlled amount of output deadtime. An internal flip-flop has been incorporated in the UCX844/5 which blanks the output off every other clock cycle by holding one of the inputs of the NOR gate high. This in combination with the CT discharge period yields output deadtimes programmable from 50% to 70%. Figure 1 shows RT versus Oscillator Frequency and figure 2, Output Deadtime versus Frequency, both for given values of CT. Note that many values of RT and CT will give the same oscillator frequency but only one combination will yield a specific output deadtime at a given frequency.

In many noise sensitive applications it may be desirable to frequency–lock the converter to an external system clock. This can be accomplished by applying a clock signal to the circuit shown in Figure 17. For reliable locking, the free–running oscillator frequency should be set about 10% less than the clock frequency. A method for multi unit synchronization is shown in Figure 18. By tailoring the clock waveform, accurate Output duty cycle clamping can be achieved to realize output deadtimes of greater than 70%

Error Amplifier

A fully compensated Error Amplifier with access to the inverting input and output is provided. It features a typical dc voltage gain of 90 dB, and a unity gain bandwidth of 1.0 MHz with 57 degrees of phase margin (Figure 5). The noninverting input is internally biased at 2.5 V and is not pinned out. The converter output voltage is typically divided down and monitored by the inverting input. The maximum input bias current is $-2.0 \ \mu$ A which can cause an output voltage error that is equal to the product of the input bias current and the equivalent input divider source resistance.

The Error Amp Output (Pin 1) is provide for external loop compensation (Figure 28). The output voltage is offset by two diode drops (\approx 1.4 V) and divided by three before it connects to the inverting input of the Current Sense Comparator. This guarantees that no drive pulses appear at the Output (Pin 6) when Pin 1 is at its lowest state (VOL). This occurs when the power supply is operating and the load is removed, or at the beginning of a soft–start interval (Figures 20, 21). The Error

Amp minimum feedback resistance is limited by the amplifier's source current (0.5 mA) and the required output voltage (V_{OH}) to reach the comparator's 1.0 V clamp level:

$$R_{f(min)} \approx \frac{3.0 (1.0 V) + 1.4 V}{0.5 mA} = 8800 \Omega$$

Current Sense Comparator and PWM Latch

The UC3844, UC3845 operate as a current mode controller, whereby output switch conduction is initiated by the oscillator and terminated when the peak inductor current reaches the threshold level established by the Error Amplifier Output/Compensation (Pin1). Thus the error signal controls the inductor current on a cycle–by–cycle basis. The current Sense Comparator PWM Latch configuration used ensures that only a single pulse appears at the Output during any given oscillator cycle. The inductor current is converted to a voltage by inserting the ground referenced sense resistor RS in series with the source of output switch Q1. This voltage is monitored by the Current Sense Input (Pin 3) and compared a level derived from the Error Amp Output. The peak inductor current under normal operating conditions is controlled by the voltage at pin 1 where:

$$I_{pk} = \frac{V(Pin 1) - 1.4 V}{3 R_S}$$


Abnormal operating conditions occur when the power supply output is overloaded or if output voltage sensing is lost. Under these conditions, the Current Sense Comparator threshold will be internally clamped to 1.0 V. Therefore the maximum peak switch current is:

$$I_{pk(max)} = \frac{1.0 V}{Rs}$$

When designing a high power switching regulator it becomes desirable to reduce the internal clamp voltage in order to keep the power dissipation of R_S to a reasonable level. A simple method to adjust this voltage is shown in Figure 19. The two external diodes are used to compensate the internal diodes yielding a constant clamp voltage over temperature. Erratic operation due to noise pickup can result if there is an excessive reduction of the $I_{pk(max)}$ clamp voltage.

A narrow spike on the leading edge of the current waveform can usually be observed and may cause the power supply to exhibit an instability when the output is lightly loaded. This spike is due to the power transformer interwinding capacitance and output rectifier recovery time. The addition of an RC filter on the Current Sense Input with a time constant that approximates the spike duration will usually eliminate the instability; refer to Figure 23.

Figure 15. Representative Block Diagram



Pin numbers in parenthesis are for the D suffix SO-14 package.




Figure 16. Timing Diagram

Undervoltage Lockout

Two undervoltage lockout comparators have been incorporated to guartantee that the IC is fully functional before the output stage is enabled. The positive power supply terminal (V_{CC} and the reference output (V_{ref}) are each monitored by separate comparators. Each has built-in hysteresis to prevent erratic output behavior as their respective thresholds are crossed. The V_{CC} comparator upper and lower thresholds are 16 V/10 V for the UCX844, and 8.4 V/7.6 V for the UCX845. The Vref comparator upper and lower thresholds are 3.6 V/3/4 V. The large hysteresis and low startup current of the UCX844 makes it ideally suited in off-line converter applications where efficient bootstrap startup techniques later required (Figure 29). The UCX845 is intended for lower voltage dc-to-dc converter applications. A 36 V zener is connected as a shunt regulator from V_{CC} to ground. Its purpose is to protect the IC from excessive voltage that can occur during system startup. The minimum operating voltage for the UCX844 is 11 V and 8.2 V for the UCX845.

Output

These devices contain a single totem pole output stage that was specifically designed for direct drive of power MOSFETs. It is capable of up to \pm 1.0 A peak drive current and has a typical rise and fall time of 50 ns with a 1.0 nF load. Additional internal circuitry has been added to keep the Output in a sinking mode whenever and undervoltage lockout is active. This characteristic eliminates the need for an external pull–down resistor.

The SO–14 surface mount package provides separate pins for V_C (output supply) and Power Ground. Proper implementation will significantly reduce the level of switching transient noise imposed on the control circuitry. This becomes particularly useful when reducing the $I_{pk(max)}$ clamp level. The separate V_C supply input allows the designer

added flexibility in tailoring the drive voltage independent of V_{CC}. A zener clamp is typically connected to this input when driving power MOSFETs in systems where V_{CC} is greater the 20 V. Figure 22 shows proper power and control ground connections in a current sensing power MOSFET application.

Reference

The 5.0 V bandgap reference is trimmed to \pm 1.0% tolerance at T_J = 25°C on the UC284X, and \pm 2.0% on the UC384X. Its primary purpose is to supply charging current to the oscillator timing capacitor. The reference has short circuit protection and is capable of providing in excess of 20 mA for powering additional control system circuitry.

Design Considerations

Do not attempt to construct the converter on wire-wrap or plug-in prototype boards. High frequency circuit layout techniques are imperative to prevent pulsewidth jitter. This is usually caused by excessive noise pick-up imposed on the Current Sense or Voltage Feedback inputs. Noise immunity can be improved by lowering circuit impedances at these points. The printed circuit layout should contain a ground plane with low-current signal and high-current switch and output grounds returning on separate paths back to the input filter capacitor. Ceramic bypass capacitors (0.1 μ F) connected directly to V_{CC}, V_C, and Vref may be required depending upon circuit layout. This provides a low impedance path for filtering the high frequency noise. All high current loops should be kept as short as possible using heavy copper runs to minimize radiated EMI. The Error Amp compensation circuitry and the converter output voltage divider should be located close to the IC and as far as possible from the power switch and other noise generating components.





Figure 17. External Clock Synchronization

Figure 18. External Duty Cycle Clamp and Multi–Unit Synchronization



The diode clamp is required if the Sync amplitude is large enough to cause the bottom side of CT to go more than 300 mV below ground.




Figure 19. Adjustable Reduction of Clamp Level

Figure 20. Soft-Start Circuit




Figure 21. Adjustable Buffered Reduction of Clamp Level with Soft–Start





Figure 22. Current Sensing Power MOSFET



Virtually lossless current sensing can be achieved with the implement of a SENSEFET power switch. For proper operation during over current conditions, a reduction of the $l_{pk(max)}$ clamp level must be implemented. Refer to Figures 19 and 21.






Figure 23. Current Waveform Spike Suppression

Figure 24. MOSFET Parasitic Oscillations



Series gate resistor R_g will damp any high frequency parasitic oscillations caused by the MOSFET input capacitance and any series wiring inductance in the gate–source circuit.

Figure 25. Bipolar Transistor Drive



The totem–pole output can furnish negative base current for enhanced transistor turn–off, with the addition of capacitor $C_1. \label{eq:constraint}$






Figure 27. Latched Shutdown




The MCR101 SCR must be selected for a holding of less than 0.5 mA at $T_{A(min)}.$ The simple two transistor circuit can be used in place of the SCR as shown. All resistors are 10 k.

Figure 28. Error Amplifier Compensation



Error Amp compensation circuit for stabilizing any current-mode topology except for boost and flyback converters operating with continuous inductor current.



Error Amp compensation circuit for stabilizing current-mode boost and flyback topologies operating with continuous inductor current.




Figure 29. 27 Watt Off-Line Flyback Regulator


 $\begin{array}{l} \text{T1}-\text{Primary: 45 Turns \# 26 AWG} \\ \text{Secondary } \pm 12 \ V: 9 \ \text{Turns } \# 30 \ \text{AWG} \\ (2 \ \text{strands}) \ \text{Bifiliar Wound} \\ \text{Secondary 5.0 } V: 4 \ \text{Turns (six strands)} \\ \# 26 \ \text{Hexfiliar Wound} \\ \text{Secondary Feedback: 10 \ \text{Turns } \# 30 \ \text{AWG} \\ (2 \ \text{strands}) \ \text{Bifiliar Wound} \\ \text{Core: Ferroxcube EC35-3C8} \\ \text{Bobbin: Ferroxcube EC35PCB1} \\ \text{Gap} \approx 0.01" \ \text{for a primary inductance of } 1.0 \ \text{mH} \end{array}$

L1 – 15 μH at 5.0 A, Coilcraft Z7156. L2, L3 – 25 μH at 1.0 A, Coilcraft Z7157.

| Test | | Conditions | Results | | |
|------------------|-----------------|--|--|--|--|
| Line Regulation: | 5.0 V ± 12 V | V _{in} = 95 Vac to 130 Vac | $\Delta = 50 \text{ mV or } \pm 0.5\%$ $\Delta = 24 \text{ mV or } \pm 0.1\%$ | | |
| Load Regulation: | 5.0 V ± 12 V | V _{in} = 115 Vac, I _{out} = 1.0 A to 4.0 A V _{in} = 115 Vac, I _{out} = 100 mA to 300 mA | Δ = 300 mV or ± 3.0% Δ = 60 mV or ± 0.25% | | |
| Output Ripple: | 5.0 V ± 12 V | V _{in} = 115 Vac | 40 mV _{pp} 80 mV _{pp} | | |
| Efficiency | | V _{in} = 115 Vac | 70% | | |

All outputs are at nominal load currents, unless otherwise noted.

Figure 30. Step–Up Charge Pump Converter



The capacitor's equivalent series resistance must limit the Drive Output current to 1.0 A. An additional series resistor may be required when using tantalum or other low ESR capacitors. The converter's output can provide excellent line and load regulation by connecting the R2/R1 resistor divider as shown.





Figure 31. Voltage–Inverting Charge Pump Converter

The capacitor's equivalent series resistance must limit the Drive Output current to 1.0 A. An additional series resistor may be required when using tantalum or other low ESR capacitors.

OUTLINE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola mole such claims and gainst and claims costs, damages, of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 or 602–303–5454

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–81–3521–8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298

