16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS314A - NOVEMBER 1993 - REVISED DECEMBER 1994

- Member of the Texas Instruments
 Widebus™ Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 2 V at V_{CC} = 3.3 V, T_A = 25°C
- Bus-Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 16-bit (dual-octal) noninverting bus transceiver is designed for 2.7-V to 3.6-V $\rm V_{CC}$ operation.

The SN74LVC16245 is designed for asynchronous communication between data buses. The control function implementation minimizes external timing requirements.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending upon the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated.

DGG	OR	DL	PAC	KAGE
	(TO	PV	IEW)

		$\overline{}$			
1DIR		\cup	48		10E
1B1	2		47		1A1
1B2			46		1A2
GND [4		45		GND
1B3 [44		1A3
1B4 [6		43		1A4
v _{cc} [7		42		V_{CC}
1B5	8				1A5
1B6 [1A6
GND [10		39		GND
1B7 🛭	11		38		1A7
1B8 [37		1A8
2B1	13		36		2A1
2B2			35	0	2A2
GND [34	1	GND
2B3	16		33		2A3
2B4 [17		32		2A4
v _{cc} [18		31		V_{CC}
2B5 [30		2A5
2B6 [20		29		2A6
GND [21		28		GND
2B7	22		27		2A7
2B8 [1		26		2A8
2DIR	24		25		20E

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVC16245 is characterized for operation from -40°C to 85°C.


FUNCTION TABLE (each 8-bit section)

INP	UTS	OPERATION				
OE	DIR	OPERATION				
LI	L	B data to A bus				
L	Н	A data to B bus				
CHC	Χ	Isolation				

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



To Seven Other Channels



To Seven Other Channels



SCAS314A - NOVEMBER 1993 - REVISED DECEMBER 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 4.6 V
Input voltage range, V _I (except I/O ports) (see Note 1)	0.5 V to 4.6 V
Input voltage range, V _I (I/O ports) (see Notes 1 and 2)	. -0.5 V to $V_{CC} + 0.5 \text{ V}$
Output voltage range, V _O (see Notes 1 and 2)	. -0.5 V to $V_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{ K }(V_{ } < 0)$	–50 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V _{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): DGG package .	0.85 W
DL package	1.2 W
Operating free-air temperature range, T _A	40°C to 85°C
Storage temperature range	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This value is limited to 4.6 V maximum.
 - 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vсс	Supply voltage		2.7	3.6	V
VIH	High-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		V
VIL	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8	V
٧ _I	Input voltage		0	VCC	V
۷o	Output voltage		0	VCC	V
	V _{CC} = 2.7 V			-12	mA
ЮН	High-level output current	V _{CC} = 3 V		-24	IIIA
la.	Low level output ourrent	V _{CC} = 2.7 V		12	mA
lOL	Low-level output current $V_{CC} = 3 \text{ V}$			24	IIIA
$\Delta t/\Delta V$	Input transition rise or fall rate		0	10	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 4: Unused or floating control pins must be held high or low.

SN74LVC16245 **16-BIT BUS TRANSCEIVER** WITH 3-STATE OUTPUTS

SCAS314A - NOVEMBER 1993 - REVISED DECEMBER 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS	Vcc	MIN TY	PT MAX	UNIT	
		$I_{OH} = -100 \mu\text{A}$	MIN to MAX‡	V _{CC} −0.2			
\/ 0		loυ = 12 mΛ	2.7	2.2		V	
VOH		IOH = -12 mA	3	2.4		v I	
		$I_{OH} = -24 \text{ mA}$	3	2			
		I _{OL} = 100 μA	MIN to MAX‡		0.2		
VOL		I _{OL} = 12 mA	2.7		0.4	V	
		I _{OL} = 24 mA	3		0.55	<u> </u>	
lį	Control inputs	V _I = V _{CC} or GND	3.6		±5	μΑ	
l Data innuta		V _I = 0.8 V	3	75		μА	
l(hold)	Data inputs	V _I = 2 V		-75		μΑ	
I _{OZ} §		$V_O = V_{CC}$ or GND	3.6		±10	μΑ	
ICC		$V_I = V_{CC}$ or GND, $I_O = 0$	3.6		40	μΑ	
ΔICC		$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$ One input at $V_{CC} - 0.6 \text{ V},$ Other inputs at V_{CC} or GND			500	μА	
Ci	Control inputs	$V_I = V_{CC}$ or GND	3.3		2.5	pF	
C _{io}	A or B ports	$V_O = V_{CC}$ or GND	3.3		3.5	pF	

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	VCC =	3.3 V ±	0.3 V	VCC =	2.7 V	UNIT
PARAIVIETER	(INPUT)	(OUTPUT)	MIN	TYP [†]	MAX	MIN	MAX	UNIT
^t pd	Α	В	1.5	3.8	6.5		7.5	ns
t _{en}	ŌĒ	В	1.5	4.7	8		9	ns
t _{dis}	ŌĒ	В	1.5	4.8	7.5		8.5	ns


[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. ‡ For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

[§] For I/O ports, the parameter IOZ includes the input leakage current.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated