查询MAX1448供应商

捷多邦,专业PCB打样工厂,24小时加急出货

EVALUATION KIT AVAILABLE 10-Bit, 80Msps, Single +3.0V, Low-Power ADC with Internal Reference

General Description

The MAX1448 +3V, 10-bit analog-to-digital converter (ADC) features a fully differential input, a pipelined 10stage ADC architecture with wideband track-and-hold (T/H), and digital error correction incorporating a fully differential signal path. The ADC is optimized for lowpower, high dynamic performance in imaging and digital communications applications. The converter operates from a single +2.7V to +3.6V supply, consuming only 120mW while delivering a 59dB (typ) signal-tonoise ratio (SNR) at a 20MHz input frequency. The fully differential input stage has a -3dB 400MHz bandwidth and may be operated with single-ended inputs. In addition to low operating power, the MAX1448 features a 5µA power-down mode for idle periods.

An internal +2.048V precision bandgap reference is used to set the ADC full-scale range. A flexible reference structure allows the user to supply a buffered, direct, or externally derived reference for applications requiring increased accuracy or a different input voltage range.

Lower speed, pin-compatible versions of the MAX1448 are also available. Please refer to the MAX1444 data sheet for a 40Msps version and to the MAX1446 data sheet for a 60Msps version.

The MAX1448 has parallel, offset binary, CMOS-compatible three-state outputs that can be operated from +1.7V to +3.6V to allow flexible interfacing. The device is available in a 5mm x 5mm 32-pin TQFP package and is specified over the extended industrial (-40°C to +85°C) temperature range.

Applications

Ultrasound Imaging CCD Imaging Baseband and IF Digitization Digital Set-Top Boxes Video Digitizing Applications

Pin Configuration appears at end of data sheet.




_Features

- Single +3.0V Operation
- Excellent Dynamic Performance
 59dB SNR at f_{IN} = 20MHz
 74dBc SFDR at f_{IN} = 20MHz
- Low Power 40mA (Normal Operation) 5µA (Shutdown Mode)
- Fully Differential Analog Input
- Wide 2Vp-p Differential Input Voltage Range
- ♦ 400MHz -3dB Input Bandwidth
- On-Chip +2.048V Precision Bandgap Reference
- CMOS-Compatible Three-State Outputs
- 32-Pin TQFP Package

Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX1448EHJ	-40°C to +85°C	32 TQFP

Functional Diagram



Maxim Integrated Products 1

For free samples and the latest literature, visit www.maxim-ic.com or phone 1-800-998-8800.

ABSOLUTE MAXIMUM RATINGS

V _{DD} , OV _{DD} to GND OGND to GND	
IN+, IN- to GND	0.3V to V _{DD}
REFIN, REFOUT, REFP,	
REFN, and COM to GND	0.3V to (V _{DD} + 0.3V)
OE, PD, CLK to GND	0.3V to (V _{DD} + 0.3V)
D9–D0 to GND	0.3V to (OV _{DD} + 0.3V)

Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
32-Pin TQFP (derate 11.1mW/°C above +70	°C)889mW
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	60°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = +3.0V, OV_{DD} = +2.0V; 0.1\mu F and 1.0\mu F capacitors from REFP, REFN, and COM to GND; V_{REFIN} = +2.048V, REFOUT connected to REFIN through a 10k<math>\Omega$ resistor, $V_{IN} = 2V_{P-P}$ (differential with respect to COM), $C_L \approx 15pF$ at digital outputs (Note 5), $f_{CLK} = 83.3MHz$ (50% duty cycle), $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS
DC ACCURACY						
Resolution			10			Bits
Integral Nonlinearity	INL	$f_{IN} = 7.47 MHz$		±0.7	±2.2	LSB
Differential Nonlinearity	DNL	$f_{IN} = 7.47 MHz$, no missing codes guaranteed		±0.4	±1.0	LSB
Offset Error				<±1	±1.7	%FS
Gain Error				0	±2	%FS
ANALOG INPUT						
Input Differential Range	VDIFF	Differential or single-ended inputs		±1.0		V
Common-Mode Voltage Range	V _{СОМ}			V _{DD} /2 ± 0.5		V
Input Resistance	RIN	Switched capacitor load		25		kΩ
Input Capacitance	CIN			5		рF
CONVERSION RATE						
Maximum Clock Frequency	fCLK		80			MHz
Data Latency				5.5		Cycles
DYNAMIC CHARACTERISTICS	(f _{CLK} = 83.3	MHz, 4096-point FFT)				
		$f_{IN} = 7.47 MHz$	56.5	59.1		
Signal-to-Noise Ratio	SNR	$f_{IN} = 20MHz$	56	59		dB
		f _{IN} = 39.9MHz (Note 1)		58.5		
		$f_{IN} = 7.47 MHz$	55.8	59		
Signal-to-Noise Plus Distortion (up to 5th harmonic)	SINAD	f _{IN} = 20MHz	55.3	58.8		dB
		f _{IN} = 39.9MHz (Note 1)		58		

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +3.0V, OV_{DD} = +2.0V; 0.1\mu$ F and 1.0μ F capacitors from REFP, REFN, and COM to GND; $V_{REFIN} = +2.048V$, REFOUT connected to REFIN through a $10k\Omega$ resistor, $V_{IN} = 2Vp$ -p (differential with respect to COM), $C_L \approx 15p$ F at digital outputs (Note 5), f_{CLK} = 83.3MHz (50% duty cycle), T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	МАХ	UNITS
_		$f_{IN} = 7.47 MHz$	61	74		
Spurious-Free Dynamic	SFDR	f _{IN} = 20MHz	61 74			dBc
Range		f _{IN} = 39.9MHz (Note 1)		73		
		$f_{IN} = 7.47 MHz$		74		
Third-Harmonic Distortion	HD3	f _{IN} = 20MHz		74		dBc
		f _{IN} = 39.9MHz (Note 1)		73		1
Intermodulation Distortion Two-Tone	IMD _{TT}	f ₁ = 24MHz at -6.5dB FS, f ₂ = 26MHz at -6.5dB FS (Note 2)	-74		dBc	
Third-Order Intermodulation Distortion	IM3	f ₁ = 24MHz at -6.5dB FS, f ₂ = 26MHz at -6.5dB FS (Note 2)		-74		dBc
		f _{IN} = 7.47MHz		-72	-60	
Total Harmonic Distortion	THD	$f_{IN} = 20MHz$		-70	-60	dBc
(first 5 harmonics)		f _{IN} = 39.9MHz (Note 1)		-69		1
Small-Signal Bandwidth		Input at -20dB FS, differential inputs		500		MHz
Full-Power Bandwidth	FPBW	Input at -0.5dB FS, differential inputs		400		MHz
Aperture Delay	t _{AD}			1		ns
Aperture Jitter	taj			2		psrms
Overdrive Recovery Time		For 1.5 × full-scale input 2			ns	
Differential Gain		±1			%	
Differential Phase				±0.25		degrees
Output Noise		IN+ = IN- = COM		0.2		LSB _{RMS}
INTERNAL REFERENCE						
Reference Output Voltage	REFOUT			2.048 ±1%		V
Reference Temperature Coefficient	TC _{REF}		60		ppm/°C	
Load Regulation				1.25		mV/mA
EXTERNAL REFERENCE						
Positive Reference	REFP	$V_{\text{REFIN}} = +2.048V$		2.012		V
Negative Reference	REFN	V _{REFIN} = +2.048V 0.988			V	
Differential Reference Voltage	ΔV_{REF}	$V_{REFP} - V_{REFN}, V_{REFIN} = +2.048V$	0.98	1.024	1.07	V
REFIN Resistance	R _{REFIN}			>50		MΩ
DIGITAL INPUTS (CLK, PD, OE)						
Insuit Ligh Throobold		CLK	0.8 x V _{DD}			- v
Input High Threshold	VIH	PD, OE	0.8 x OV _{DD}			V

MAX1448

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +3.0V, OV_{DD} = +2.0V; 0.1\mu F and 1.0\mu F capacitors from REFP, REFN, and COM to GND; V_{REFIN} = +2.048V, REFOUT connected to REFIN through a 10k<math>\Omega$ resistor, $V_{IN} = 2V_{P-P}$ (differential with respect to COM), $C_L \approx 15pF$ at digital outputs (Note 5), f_{CLK} = 83.3MHz (50% duty cycle), T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Input Low Threshold	VIL	CLK			0.2 x V _{DD}	v
niput Low miesnoid	VIL	PD, OE			0.2 x OV _{DD}	v
Input Hysteresis	V _{HYST}			0.1		V
Input Leakage	IIН	$V_{IH} = V_{DD} = OV_{DD}$			±5	μA
	١ _{IL}	$V_{IL} = 0$			±5	μΛ
Input Capacitance	CIN			5		pF
DIGITAL OUTPUTS (D9-D0)						-
Output Voltage Low	VOL	I _{SINK} = 200μA			0.2	V
Output Voltage High	VOH	ISOURCE = 200µA	OV _{DD} - 0.2			V
Three-State Leakage Current	ILEAK	$\overline{OE} = OV_{DD}$			±10	μΑ
Three-State Output Capacitance	COUT	$\overline{OE} = OV_{DD}$		5		pF
POWER REQUIREMENTS						
Analog Supply Voltage	V _{DD}		2.7	3.0	3.6	V
Output Supply Voltage	OV _{DD}	1.7 3.0		3.6	V	
Analog Supply Current	IVDD	Operating, f _{IN} = 20MHz at -0.5dB FS		40	47	mA
Analog Supply Current	IVDD	Shutdown, clock idle, PD = \overline{OE} = OV_{DD}	4		15	μΑ
Output Supply Current	IOVDD	Operating, C _L = 15pF, f _{IN} = 20MHz at -0.5dB FS		8		mA
		Shutdown, clock idle, $PD = \overline{OE} = OV_{DD}$		1	10	μΑ
Rower Supply Dejection	PSRR	Offset		±0.2		mV/V
Power-Supply Rejection	FORR	Gain		±0.1		%/V
TIMING CHARACTERISTICS						
CLK Rise to Output Data Valid	tDO	Figure 6 (Note 3)		5	8	ns
OE Fall to Output Enable	t ENABLE	Figure 5 10		10		ns
OE Rise to Output Disable	t DISABLE	Figure 5		15		ns
CLK Pulse Width High	tсн	Figure 6, clock period 12ns		6±1		ns
CLK Pulse Width Low	tCL	Figure 6, clock period 12ns		6±1		ns
Wake-Up Time	twake	(Note 4)		1.5		μs

Note 1: SNR, SINAD, THD, SFDR and HD3 are based on an analog input voltage of -0.5dB FS referenced to a +1.024V full-scale input voltage range.

Note 2: Intermodulation distortion is the total power of the intermodulation products relative to the individual carrier. This number is 6dB better if referenced to the two-tone envelope.


Note 3: Digital outputs settle to V_{IH},V_{IL}.

Note 4: With REFIN driven externally, REFP, COM, and REFN are left floating while powered down.

Note 5: Equivalent dynamic performance is obtainable over full OV_{DD} range with reduced C_L .




Typical Operating Characteristics



MAX1448

5



TEMPERATURE (°C)

TEMPERATURE (°C)

M/IXI/M


MAX1448

6

INPUT POWER (dB FS)

(V_{DD} = +3.0V, OV_{DD} = +2.7V, internal reference, differential input at -0.5dB FS, f_{CLK} = 83.3MHz, C_L ≈ 10pF, T_A = +25°C, unless oth-

Typical Operating Characteristics (continued)




TEMPERATURE (°C)

V_{DD} (V)

OV_{DD} (V)

Typical Operating Characteristics (continued) (V_{DD} = +3.0V, OV_{DD} = +2.7V, internal reference, differential input at -0.5dB FS, f_{CLK} = 83.3MHz, C_L ≈ 10pF, T_A = +25°C, unless otherwise noted.)



M/IXI/M

DIGITAL OUTPUT NOISE

Pin Description

PIN	NAME	FUNCTION			
1	REFN	Lower Reference. Conversion range is $\pm (V_{REFP}$ - $V_{REFN}).$ Bypass to GND with a >0.1 μF capacitor.			
2	COM	Common-Mode Voltage Output. Bypass to GND with a >0.1 μ F capacitor.			
3, 9, 10	V _{DD}	Analog Supply Voltage. Bypass to GND with a capacitor combination of 2.2 μF in parallel with 0.1 $\mu F.$			
4, 5, 8, 11, 14, 30	GND	Analog Ground			
6	IN+	Positive Analog Input. For single-ended operation, connect signal source to IN+.			
7	IN-	Negative Analog Input. For single-ended operation, connect IN- to COM.			
12	CLK	Conversion Clock Input			
13	PD	Power-Down Input High: power-down mode Low: normal operation			
15	ŌĒ	Output Enable Input High: digital outputs disabled Low: digital outputs enabled			
16–20	D9-D5	Three-State Digital Outputs D9–D5. D9 is the MSB.			
21	OV _{DD}	Output Driver Supply Voltage. Bypass to GND with a capacitor combination of 2.2µF in parallel with 0.1µF.			
22	T.P.	Test Point. Do not connect.			
23	OGND	Output Driver Ground			
24–28	D4-D0	Three-State Digital Outputs D4–D0. D0 is the LSB.			
29	REFOUT	Internal Reference Voltage Output. May be connected to REFIN through a resistor or a resistor-divider.			
31	REFIN	Reference Input. $V_{REFIN} = 2 \times (V_{REFP} - V_{REFN})$. Bypass to GND with a >0.1µF capacitor.			
32	REFP	Upper Reference. Conversion range is $\pm (V_{REFP}$ - $V_{REFN}).$ Bypass to GND with a >0.1 μF capacitor.			

MAX1448

Detailed Description

The MAX1448 uses a 10-stage, fully differential, pipelined architecture (Figure 1) that allows for high-speed conversion while minimizing power consumption. Each sample moves through a pipeline stage every half clock-cycle. Counting the delay through the output latch, the clock-cycle latency is 5.5.

A 1.5-bit (2-comparator) flash ADC converts the held input voltage into a digital code. The following digitalto-analog converter (DAC) converts the digitized result back into an analog voltage, which is then subtracted from the original held input signal. The resulting error signal is then multiplied by two, and the product is passed along to the next pipeline stage where the process is repeated. Each stage provides a 1-bit resolution. Digital error correction compensates for ADC comparator offsets in each pipeline stage and ensures no missing codes.

Input Track-and-Hold Circuit

Figure 2 displays a simplified functional diagram of the input track-and-hold (T/H) circuit in both track and hold mode. In track mode, switches S1, S2a, S2b, S4a, S4b, S5a, and S5b are closed. The fully differential circuit samples the input signal onto the two capacitors (C2a and C2b) through S4a and S4b. S2a and S2b set the common mode for the amplifier input and open simulta-




Figure 1. Pipelined Architecture—Stage Blocks

neously with S1, sampling the input waveform. S4a and S4b are then opened before S3a and S3b connect capacitors C1a and C1b to the amplifier output, and S4c is closed. The resulting differential voltage is held on C2a and C2b. The amplifier is used to charge C1a and C1b to the same values originally held on C2a and C2b. This value is then presented to the first-stage quantizer and isolates the pipeline from the fast-chang-ing input. The wide-input-bandwidth T/H amplifier allows the MAX1448 to track and sample/hold analog inputs of high frequencies beyond Nyquist. Analog inputs (IN+ and IN-) can be driven either differentially or single-ended. It is recommended to match the impedance of IN+ and IN- and set the common-mode voltage to midsupply (VDD/2) for optimum performance.

Analog Input and Reference Configuration The MAX1448 full-scale range is determined by the internally generated voltage difference between REFP (V_{DD}/2 + V_{REFIN}/4) and REFN (V_{DD}/2 - V_{REFIN}/4). The ADC's full-scale range is user-adjustable through the REFIN pin, which provides a high input impedance for this purpose. REFOUT, REFP, COM (V_{DD}/2), and REFN are internally buffered, low-impedance outputs.




Figure 2. Internal Track-and-Hold Circuit



The MAX1448 provides three modes of reference operation:

- Internal reference mode
- Buffered external reference mode
- Unbuffered external reference mode

In internal reference mode, the internal reference output (REFOUT) can be tied to the REFIN pin through a resistor (e.g., $10k\Omega$) or resistor-divider if an application requires a reduced full-scale range. For stability purposes, it is recommended to bypass REFIN with a >10nF capacitor to GND.

In buffered external reference mode, the reference voltage levels can be adjusted externally by applying a stable and accurate voltage at REFIN. In this mode, REFOUT may be left open or connected to REFIN through a >10k Ω resistor.

In unbuffered external reference mode, REFIN is connected to GND, thereby deactivating the on-chip buffers of REFP, COM, and REFN. With their buffers shut down, these pins become high impedance and can be driven by external reference sources.

Clock Input (CLK)

The MAX1448 CLK input accepts CMOS-compatible clock signals. Since the interstage conversion of the device depends on the repeatability of the rising and falling edges of the external clock, use a clock with low jitter and fast rise and fall times (<2ns). In particular, sampling occurs on the falling edge of the clock signal, mandating this edge to provide lowest possible jitter. Any significant aperture jitter would limit the SNR performance of the ADC as follows:

 $SNR = 20\log(1 / 2\pi f_{IN} t_{AJ})$

where f_{IN} represents the analog input frequency, and t_{AJ} is the time of the aperture jitter.

Clock jitter is especially critical for undersampling applications. The clock input should always be consid-

ered as an analog input and routed away from any analog input or other digital signal lines.

The MAX1448 clock input operates with a voltage threshold set to $V_{DD}/2$. Clock inputs with a duty cycle other than 50% must meet the specifications for high and low periods as stated in the *Electrical Characteristics*. See Figures 3a, 3b, 4a, and 4b for the relationship between spurious-free dynamic range (SFDR), signal-to-noise ratio (SNR), total harmonic distortion (THD), or signal-to-noise plus distortion (SINAD) versus duty cycle.

Output Enable (OE), Power Down (PD), and Output Data (D0–D9)

All data outputs, D0 (LSB) through D9 (MSB), are TTL/CMOS-logic compatible. There is a 5.5 clock-cycle latency between any particular sample and its valid output data. The output coding is straight offset binary (Table 1). With OE and PD high, the digital outputs enter a high-impedance state. If OE is held low with PD high, the outputs are latched at the last value prior to the power down.

The capacitive load on the digital outputs D0–D9 should be kept as low as possible (<15pF) to avoid large digital currents that could feed back into the analog portion of the MAX1448, degrading its dynamic performance. Using buffers on the ADC's digital outputs can further isolate the digital outputs from heavy capacitive loads. To further improve the MAX1448's dynamic performance, small series resistors (e.g., 100 Ω) may be added to the digital output paths, close to the ADC.

Figure 5 displays the timing relationship between output enable and data output valid as well as powerdown/wake-up and data output valid.


System Timing Requirements

Figure 6 shows the relationship between the clock input, analog input, and data output. The MAX1448 samples at the falling edge of the input clock. Output

Table 1. MAX1448 Output Code for Differential Inputs

DIFFERENTIAL INPUT VOLTAGE*	DIFFERENTIAL INPUT	STRAIGHT OFFSET BINARY
V _{REF} × 511/512	+Full Scale -1LSB	11 1111 1111
V _{REF} × 510/512	+Full Scale -2LSB	11 1111 1110
V _{REF} × 1/512	+1LSB	10 0000 0001
0	Bipolar Zero	10 0000 0000
- V _{REF} × 1/512	-1LSB	01 1111 1111
- V _{REF} × 511/512	Negative Full Scale + 1LSB	00 0000 0001
- V _{REF} × 512/512	Negative Full Scale	00 0000 0000

*VREF = VREFP = VREFN






Figure 3a. Spurious Free Dynamic Range vs. Clock Duty Cycle (Differential Input)




Figure 3b. Signal-to-Noise Ratio vs. Clock Duty Cycle (Differential Input)

data is valid on the rising edge of the input clock. The output data has an internal latency of 5.5 clock cycles. Figure 6 also shows the relationship between the input clock parameters and the valid output data.

Applications Information

Figure 7 shows a typical application circuit containing a single-ended to differential converter. The internal reference provides a $V_{DD}/2$ output voltage for level shifting purposes. The input is buffered and then split to a volt-




Figure 4a. Total Harmonic Distortion vs. Clock Duty Cycle (Differential Input)




Figure 4b. Signal-to-Noise Plus Distortion vs. Clock Duty Cycle (Differential Input)

age follower and inverter. A lowpass filter follows the op amps to suppress some of the wideband noise associated with high-speed op amps. The user may select the R_{ISO} and C_{IN} values to optimize the filter performance to suit a particular application. For the application in Figure 7, an RISO of 50 Ω is placed before the capacitive load to prevent ringing and oscillation. The 22pF C_{IN} capacitor acts as a small bypassing capacitor.



Using Transformer Coupling

An RF transformer (Figure 8) provides an excellent solution for converting a single-ended source signal to a fully differential signal, required by the MAX1448 for optimum performance. Connecting the transformer's center tap to COM provides a $V_{DD}/2$ DC level shift to the input. Although a 1:1 transformer is shown, a step-up transformer may be selected to reduce the drive requirements. A reduced signal swing from the input driver, such as an op amp, may also improve the overall distortion.

In general, the MAX1448 provides better SFDR and THD with fully differential input signals than singleended drive, especially for very high input frequencies. In differential input mode, even-order harmonics are lower since both inputs (IN+, IN-) are balanced, and each of the inputs only requires half the signal swing compared to single-ended mode.

Single-Ended AC-Coupled Input Signal

Figure 9 shows an AC-coupled, single-ended application. The MAX4108 op amp provides high speed, high bandwidth, low noise, and low distortion to maintain the integrity of the input signal.

Grounding, Bypassing, ____and Board Layout

The MAX1448 requires high-speed board layout design techniques. Locate all bypass capacitors as close to the device as possible, preferably on the same side as the ADC, using surface-mount devices for minimum inductance. Bypass V_{DD}, REFP, REFN, and COM with two parallel 0.1 μ F ceramic capacitors and a 2.2 μ F bipolar capacitor to GND. Follow the same rules to bypass the digital supply (OV_{DD}) to OGND. Multilayer boards with separated ground and power planes produce the highest level of signal integrity. Consider




Figure 5. Output Enable Timing




Figure 6. System and Output Timing Diagram






Figure 7. Typical Application Circuit Using the Internal Reference

using a split ground plane arranged to match the physical location of the analog ground (GND) and the digital output driver ground (OGND) on the ADC's package.

The two ground planes should be joined at a single point so that the noisy digital ground currents do not interfere with the analog ground plane. The ideal location of this connection can be determined experimentally at a point along the gap between the two ground planes that produces optimum results. Make this connection with a low-value, surface-mount resistor (1Ω to 5Ω), a ferrite bead, or a direct short. Alternatively, all ground plane is sufficiently isolated from any noisy, digital systems ground plane (e.g., downstream output buffer or DSP ground plane). Route high-speed digital signal traces away from sensitive analog traces. Keep all signal lines short and free of 90° turns.

Static Parameter Definitions

Integral Nonlinearity

Integral nonlinearity (INL) is the deviation of the values on an actual transfer function from a straight line. This straight line can be either a best straight-line fit or a line drawn between the endpoints of the transfer function once offset and gain errors have been nullified. The MAX1448's static linearity parameters are measured using the best straight-line fit method.

MAX1448




Figure 8. Using a Transformer for AC Coupling

Differential Nonlinearity

Differential nonlinearity (DNL) is the difference between an actual step width and the ideal value of 1LSB. A DNL error specification of less than 1LSB guarantees no missing codes and a monotonic transfer function.

Dynamic Parameter Definitions

Aperture Jitter

Figure 10 depicts the aperture jitter (t_{AJ}) , which is the sample-to-sample variation in the aperture delay.

Aperture Delay

Aperture delay (t_{AD}) is the time defined between the falling edge of the sampling clock and the instant when an actual sample is taken (Figure 10).

Signal-to-Noise Ratio (SNR)

For a waveform perfectly reconstructed from digital samples, the theoretical maximum SNR is the ratio of the full-scale analog input (RMS value) to the RMS quantization error (residual error). The ideal, theoretical minimum A/D noise is caused by quantization error only and results directly from the ADC's resolution (N bits):

$SNR(MAX) = (6.02 \times N + 1.76) dB$

In reality, there are other noise sources besides quantization noise: thermal noise, reference noise, clock jitter, etc. SNR is computed by taking the ratio of the RMS signal to the RMS noise, which includes all spectral components minus the fundamental, the first five harmonics, and the DC offset.

Signal-to-Noise Plus Distortion (SINAD)

SINAD is computed by taking the ratio of the RMS signal to all spectral components minus the fundamental and the DC offset.

Effective Number of Bits (ENOB)

ENOB specifies the dynamic performance of an ADC at a specific input frequency and sampling rate. An ideal ADC's error consists of quantization noise only. ENOB is computed from:




Figure 9. Single-Ended AC-Coupled Input






Figure 10. Track-and-Hold Aperture Timing

Total Harmonic Distortion (THD)

THD is typically the ratio of the RMS sum of the input signal's first five harmonics to the fundamental itself. This is expressed as:

$$THD = 20 \times log\left(\sqrt{(V_2{}^2 + V_3{}^2 + V_4{}^2 + V_5{}^2)} \,/\, V1\right)$$

where V_1 is the fundamental amplitude, and V_2 through V_5 are the amplitudes of the 2nd- through 5th-order harmonics.

Spurious-Free Dynamic Range (SFDR)

SFDR is the ratio expressed in decibels of the RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next largest spurious component, excluding DC offset.


Intermodulation Distortion (IMD)


The two-tone IMD is the ratio expressed in decibels of either input tone to the worst 3rd-order (or higher) intermodulation products. The individual input tone levels are at -6.5dB full scale, and their envelope is at -0.5dB full scale.

<u>Chip Information</u>

TRANSISTOR COUNT: 5684 PROCESS: CMOS

Pin Configuration





Package Information (continued)

- NDTES: 1. ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5-1982. 2. DATUM PLANE EHO IS LOCATED AT MOLD PARTING LINE AND COINCIDENT WITH LEAD, WHERE LEAD EXITS PLASTIC BODY AT BOTTOM OF PARTING LINE. 3. DIMENSIONS DI AND EL DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS 0.254 MM ON DL AND EL DIMENSIONS. 4. THE TOP OF PACKAGE IS SMALLER THAN THE BOTTOM OF PACKAGE BY 0.15 MILLIMETERS. 5. DIMENSION & DDES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 MM TOTAL IN EXCESS OF THE 6 DIMENSION AT MAXIMUM MATERIAL CONDITION. 6. CONTROLLING DIMENSION: MILLIMETER. 7. THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95, REGISTRATION MD-136.

- THIS DUTLINE CONFORMS TO JEDEC POBLICATION 95, REGISTRATION MD-136.
 LEADS SHALL BE COPLANAR WITHIN .004 INCH.
 EXPOSED DIE PAD SHALL BE COPLANAR WITH BOTTOM OF PACKAGE WITHIN 2 MILS (.05 MM).
 DIMENSIONS X AND Y APPLY TO EXPOSED PAD (EP) VERSIONS ONLY. SEE INDIVIDUAL PRODUCT DATASHEET TO DETERMINE IF A PRODUCT USES EXPOSED PAD PACKAGE.

	JED	EC VA	RIATIO	NS			
	DIMENSIONS IN MILLIMETERS						
	A	4	AA-	-EP*			
	5×5×1	.0 MM	5×5×1	.0 MM			
	M[N.	MAX.	MIN.	MAX.			
Α	Ż	1.20	m.	1.20			
Α1	0.05	0.15	0.05	0.15			
Aa	0.95	1.05	0.95	1.05			
D	7.00	BSC.	7.00	BSC.			
Dı	5.00	BSC.	5.00	BSC.			
ε	7.00	BSC.	7.00	BSC.			
E1	5.00	BSC.	5.00	BSC.			
L	0.45	0.75	0.45	0.75			
м	0.15	ž	0.15	m.			
Ν	3	2	3	2			
e	0.50	BSC.	0.50	BSC.			
ю	0.17	0.27	0.17	0.27			
b1	0.17	0.23	0.17	0.23			
×χ	N/A	N/A	2.70	3.30			
жү	N/A	N/A	2.70	3.30			
			* EXPES (Note	ED PAD			
		ORMATION	IX			V	
TITLE			UTLINE	•			
321	<u>, 5×5×</u>		TOFP V		Ρ.		
321	<u>, 5x5x</u> oval		TQFP (KN1 CONTRO 21-00	L ND.	P	E E	۸L مر

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

18