

# **ANALOG DEVICES**

# I<sup>2</sup>C, Nonvolatile Memory, Dual 1024 Position Digital potentiometers

### Preliminary Technical Data

**AD5255** 

#### **FEATURES**

AD5255 Dual, 1024 Position Resolution
10K and 50K Ohm Terminal Resistance
Linear or Log taper Settings
Increment/Decrement Commands, Push Button Command
I<sup>2</sup>C Compatible 2-Wire Digital Interface
+3 to +5V Single Supply Operation
±2.5V Dual Supply Operation
Nonvolatile Memory Preset
14 bytes of general purpose nonvolatile memory

#### **APPLICATIONS**

Mechanical Potentiometer Replacement Instrumentation: Gain, Offset Adjustment Programmable Voltage to Current Conversion Programmable Filters, Delays, Time Constants Line Impedance Matching Power Supply Adjustment DIP Switch Setting


#### **GENERAL DESCRIPTION**

The AD5255 is a dual channel, digitally controlled variable resistor (VR) with resolutions of 1024 positions. This device performs the same electronic adjustment function as a potentiometer or variable resistor. The AD5255's versatile programming via a Micro Controller allows multiple modes of operation and adjustment. The basic mode of adjustment is the increment and decrement from the present setting of the Wiper position setting (RDAC) register. An internal scratch pad RDAC register can be moved UP or DOWN, one step of the nominal

terminal resistance between A-and-B. This linearly changes the wiper to B terminal resistance ( $R_{WB}$ ) by one position segment of the device's end-to-end resistance ( $R_{AB}$ ). For non-linear changes in wiper setting a left/right shift command adjusts levels in 6dB steps for sound and light alarm applications. In the direct program mode a predetermined setting of the RDAC register can be loaded directly from the micro controller. The third mode allows the RDAC register to be refreshed with the present nonvolatile data previously stored in the EEMEM register. When changes are made to the RDAC register to establish a new wiper position, the value of the setting can be saved into the EEMEM by executing an EEMEM save operation. Once settings are saved in the EEMEM register, these values will always be transferred to the wiper position (RDAC) register at system power ON by the internal preset strobe and it can be accessed externally as well.

The AD5255 is available in the thin TSSOP-16 package. All parts are guaranteed to operate over the extended industrial temperature range of -40°C to +85°C.

#### FUNCTIONAL BLOCK DIAGRAMS



REVPR 19 NOV 99

information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

AD5255

ELECTRICAL CHARACTERISTICS 25K , 250K OHM VERSIONS ( $V_{DD} = +3V\pm10\%$  or  $+5V\pm10\%$  and  $V_{SS}=0V$ ,

DC CHARACTERISTICS RHEOSTAT MODE   Specifications apply to all VRs   Resistor Montinearity   Robbit   Resistor Montinearity   Robbit   Resistor Nonlinearity   Robbit   Rob	$V_A = +V_{DD}, V_B = 0V, -40^{\circ}C < T_A < +85$ <b>Parameter</b>	°C unless othe <b>Symbol</b>	erwise noted.)  Conditions	Min	Typ <sup>1</sup>	Max	Units
Resistor Differential NL2   R-DNL   R <sub>WB</sub> , V <sub>x</sub> =NC   -1   ±1/4   +1   LSB				<b> </b>	1,76	IIIGA	Oilito
Resistor Nonlinearity <sup>2</sup>   R-INL   R <sub>Way</sub> , V <sub>x</sub> =NC   T <sub>x</sub> = 25C, V <sub>x</sub> = V <sub>x0</sub> , Wiper (V <sub>w</sub> ) = No connect   -30   30   ym   No Resistance Temperature Coefficient   R <sub>xy</sub> / N <sub>x</sub> = V <sub>x0</sub> , Wiper (V <sub>w</sub> ) = No connect   -30   50   pm <sup></sup> Comper Resistance   R <sub>xy</sub> / N <sub>x</sub> = V <sub>x0</sub> , Wiper (V <sub>w</sub> ) = No connect   -30   50   pm <sup></sup> Comper Resistance   R <sub>xy</sub> / N <sub>x</sub> = V <sub>x0</sub> , Wiper (V <sub>w</sub> ) = No Connect   -30   00   Ω   Ω   Ω   Ω   Ω   Ω   Ω   Ω		1		1	+1//	±1	I CD
Nominal resistor tolerance $\Delta R$ $T_a = 2^a C_b C_b n_a = V_{ca} N_{per} (V_{cb}) = No connect Resistance Temperature Coefficent R_{Ad}/\Delta T V_{AB} = V_{DD}. M_{per}(V_{cb}) = No Connect N_{DD} = No Co$					1		
Resistance   Temperature Coefficent   R <sub>W</sub>   AT   V <sub>AB</sub> = V <sub>DD</sub> , Wiper (N <sub>A</sub> ) = No Connect   50   50   100   Ω   Ω   Ω   Ω   Ω   Ω   Ω   Ω   Ω	•				±1/2		
Wiper Resistance   R <sub>W</sub>   V <sub>W</sub> = 1 V/R, V <sub>DO</sub> = 5V   50   100   Ω   Ω		1		-30	50	30	
Wiper Resistance         R <sub>W</sub> I <sub>W</sub> = 1 V/R, V <sub>DD</sub> = -3V         200         Ω           DC CHARACTERISTICS POTENTIOMETER DIVIDER MODE         Specifications apply to all VRs         V         V         Bits           Resolution         N         10         10         Bits         Bits           Integral Nonlinearity <sup>3</sup> INL         2         ±1/2         +2         LSB           Differential Nonlinearity <sup>3</sup> DNL         1         ±1/4         +1         LSB           Voltage Divider Emperature Coefficient         AW <sub>W</sub> AT         Code = Half-scale         3         -1         +0         LSB           FILIS Case Error         V <sub>WFSE</sub> Code = Zero-scale         3         -1         +0         LSB           RESISTOR TERMINALS         V <sub>AB,W</sub> Code = Zero-scale         V <sub>S</sub> V <sub>DD</sub> V           Voltage Range <sup>4</sup> V <sub>AB,W</sub> C <sub>AB</sub> f = 1 MHz, measured to GND, Code = Half-scale         45         pF           Capacitance <sup>54</sup> Wx         G <sub>W</sub> G <sub>W</sub> Y <sub>V</sub> = Y <sub>VB</sub> = Y <sub>DQ</sub> /2         0.01         1         µA           DIGITAL INPUTS & OUTPUTS Input Logic High         V <sub>M</sub> With respect to GND         0.3*V <sub>TO</sub> V         V         V <t< td=""><td></td><td>1</td><td>1</td><td></td><td></td><td>100</td><td></td></t<>		1	1			100	
DC CHARACTERISTICS POTENTIOMETER DIVIDER MODE   Specifications apply to all VRS	•	1	1			100	
Resolution   N   N   N   N   N   N   N   N   N		1			====		
Integral Nonlinearity <sup>3</sup>   INL   DNL		1		10			Dito
Differential Nonlinearity3					±1/2	12	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		•	. 1			1	
Full-Scale Error V <sub>W2SE</sub> Code = Full-scale Code = Zero-scale Code		•	Code = Half-scale	'	1	''	
Zero-Scale Error $V_{WZSE}$ Code = Zero-scale         0         +1         +3         LSB           RESISTOR TERMINALS         Voltage Range <sup>4</sup> $V_{AB,W}$	-	1		3		+0	
RESISTOR TERMINALS Voltage Range <sup>4</sup> $V_{A,B,W}$ $V_{C,B,B}$ $V_{C,B,B,B}$ $V_{C,B,B,B}$ $V_{C,B,B,B}$ $V_{C,B,B,B,B}$ $V_{C,B,B,B,B}$ $V_{C,B,B,B,B,B}$ $V_{C,B,B,B,B,B,B,B,B,B,B,B,B,B,B,B,B,B,B,B$		1	100, 10			1	
Capacitance® Ax, Bx         C <sub>AB</sub> f = 1 MHz, measured to GND, Code = Half-scale         45         pF           Capacitance® Wx         I <sub>CM</sub> V <sub>A</sub> = V <sub>B</sub> = V <sub>DD</sub> /2         0.01         1         µA           DIGITAL INPUTS & OUTPUTS         Input Logic High         V <sub>H</sub> with respect to GND         0.3•V <sub>ED</sub> V         V         V         Input Logic Low         V <sub>H</sub> with respect to GND         0.7•V <sub>ED</sub> V         V         V         Input Logic High         V <sub>H</sub> with respect to GND         0.7•V <sub>ED</sub> V         V         V         Uput Logic Low         V <sub>H</sub> With respect to GND         4.9         V	RESISTOR TERMINALS		4119				
Capacitance® Ax, Bx         C <sub>AB</sub> f = 1 MHz, measured to GND, Code = Half-scale         45         pF           Capacitance® Wx         I <sub>CM</sub> V <sub>A</sub> = V <sub>B</sub> = V <sub>DD</sub> /2         0.01         1         µA           DIGITAL INPUTS & OUTPUTS         Input Logic High         V <sub>H</sub> with respect to GND         0.3•V <sub>ED</sub> V         V         V         Input Logic Low         V <sub>H</sub> with respect to GND         0.7•V <sub>ED</sub> V         V         V         Input Logic High         V <sub>H</sub> with respect to GND         0.7•V <sub>ED</sub> V         V         V         Uput Logic Low         V <sub>H</sub> With respect to GND         4.9         V	Voltage Range <sup>4</sup>	VARW	WILL - Dr	Vec		Vpp	V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			f = 1 MHz measured to GND. Code = Half-scale	- 35	45	טט י	
Common-mode Leakage Current <sup>7</sup> I <sub>CM</sub> V <sub>A</sub> = V <sub>B</sub> = V <sub>DD</sub> /2         0.01         1         μA           DIGITAL INPUTS & OUTPUTS         Input Logic High         V <sub>II</sub> with respect to GND         0.3•V <sub>DD</sub> V           Input Logic Low         V <sub>II</sub> with respect to GND         0.7•V <sub>DD</sub> V           Output Logic High         V <sub>OH</sub> RRULLup = 2.2KΩ to +5V         4.9         V           Output Logic Low         V <sub>OL</sub> I <sub>OH</sub> = 40µA, V <sub>LOGIC</sub> = +5V         4         V           Output Logic Low         V <sub>OL</sub> I <sub>OL</sub> = 1.6mA, V <sub>LOGIC</sub> = +5V         4         0.4         V           Input Current         I <sub>IL</sub> V <sub>II</sub> = 0V or V <sub>DD</sub> ±1         µA         V           Input Capacitance <sup>5</sup> C <sub>IL</sub> 5         pF         D         D         P         D<	•				1		
DIGITAL INPUTS & OUTPUTS   Input Logic High			4 11-2-11 P		1	1	
Input Logic High		OW					'
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		V	with respect to CND	0.3•\/			V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				U.J.VDD		0.7•\/aa	-
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	· · · · · · · · · · · · · · · · · · ·		W	10		0.7900	·
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			100				•
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				7		0.4	•
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$							•
POWER SUPPLIES $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	· ·	1	VIN CV CI. VEE		5		
Single-Supply Power Range $V_{DD} V_{SS} = 0V \\ V_{DD} V_{DS} V_{DD} V_{DS} \\ V_{DD} V_{DS} V_{DD} V_{DD} V_{DD} V_{DD} \\ V_{DD} V_{DD} V_{DD} V_{DD} \\ V_{DD} V_{DD} V_{DD} V_{DD} V_{DD} V_{DD} V_{DD} V_{DD} \\ V_{DD} V_{D$		VIL			"		ρι
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		V	V <sub>00</sub> = 0V	2.7		5.5	V
Positive Supply Current $I_{DD}$ $V_{IH} = V_{DD}$ or $V_{IL} = GND$ $2$ $10$ $\mu A$ Programming Mode Current $I_{DD(PG)}$ $V_{IH} = V_{DD}$ or $V_{IL} = GND$ $15$ $mA$ Read Mode Current $I_{DD(READ)}$ $V_{IH} = V_{DD}$ or $V_{IL} = GND$ $650$ $\mu A$ Negative Supply Current $I_{SS}$ $V_{IH} = V_{DD}$ or $V_{IL} = GND$ , $V_{DD} = 2.5V$ , $V_{SS} = -2.5V$ $10$ $\mu A$ Power Dissipation $I_{SS}$ $V_{IH} = V_{DD}$ or $V_{IL} = GND$ $I_{DISS}$ $I_{IH} = V_{DD}$ or $I_{IL} = GND$ $I_{IL} = G$						1	•
$\begin{array}{llllllllllllllllllllllllllllllllllll$		1		±2.2	2		
$ \begin{array}{llllllllllllllllllllllllllllllllllll$		1.			I		•
Negative Supply Current $I_{SS}$ $V_{IH} = V_{DD}$ or $V_{IL} = GND$ , $V_{DD} = 2.5V$ , $V_{SS} = -2.5V$ $0.05$ $10$ $10$ $10$ $10$ $10$ $10$ $10$ $10$		1. ` ′					
$\begin{array}{llllllllllllllllllllllllllllllllllll$		1. ` ′				10	
Power Supply Sensitivity PSS $\Delta V_{DD} = +5V \pm 10\%$ 0.002 0.01 %/% DYNAMIC CHARACTERISTICS <sup>5, 7</sup> Bandwidth 3dB $BW_25K$ $R = 10K\Omega$ 600 KHz Total Harmonic Distortion $V_A = V_{DD}$ , $V_B = 0V$ , f=1KHz 0.003 % $V_A = V_{DD}$ , $V_B = 0V$ , 50% of final value 25K / 250K $V_A = V_{DD}$ , $V_B = 0V$ , f=1KHz 0.6/3/6 $V_A = V_{DD}$ , $V_B = 0V$ , f=1KHz 0.6/3/6 $V_A = V_{DD}$ , $V_B = 0V$ , f=1KHz 0.6/3/6 $V_A = V_{DD}$ , $V_B = 0V$ , Measue $V_A = V_{DD}$ , $V_$	0 117					1	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					0.002	1	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					1		
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		B/W 3EK	B - 10KO		600		<b>⊬</b> ⊔-
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		_			ı		
Resistor Noise Voltage $e_{N\_WB}$		1. "	1		0.000		/0
Resistor Noise Voltage $ \begin{array}{c cccc} e_{N\_WB} & R_{WB} = 5K\Omega, \ f = 1KHz \\ Crosstalk & C_T & V_A = V_{DD}, \ V_B = 0V, \ Measue \ V_W \ with \ adjacent \\ \end{array} $	· w Staing inno	,2	1		0.6/3/6		110
Crosstalk $C_T$ $V_A = V_{DD}$ , $V_B = 0V$ , Measue $V_W$ with adjacent	Resistor Noise Voltage	en we			ı		
		_	1				
	5.555tdiit		VR making full scale change		-65		dB

**AD5255** 

#### ELECTRICAL CHARACTERISTICS 25K, 250K OHM VERSIONS (VDD = +3V±10% to +5V±10% and VSS=0V,

 $V_A = +V_{DD}$ ,  $V_B = 0V$ ,  $-40^{\circ}$ C  $< T_A < +85^{\circ}$ C unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Typ <sup>1</sup>	Max	Units
INTERFACE TIMING CHARACTERISTIC	S applies to	all parts(Notes 5,8)				
SCL Clock Frequency	$f_{SCL}$		0		400	KHz
t <sub>BUF</sub> Bus free time between STOP & START	$t_1$		1.3			μs
t <sub>HD;STA</sub> Hold Time (repeated START)	$t_2$	After this period the first clock pulse is generated	0.6			μs
t <sub>LOW</sub> Low Period of SCL Clock	$t_3$		1.3			μs
t <sub>HIGH</sub> High Period of SCL Clock	$t_4$		0.6			μs
t <sub>SU;STA</sub> Setup Time For START Condition	$t_5$		0.6			μs
t <sub>HD;DAT</sub> Data Hold Time	$t_6$		0		0.9	μs
t <sub>SU;DAT</sub> Data Setup Time	$t_7$		100			ns
t <sub>F</sub> Fall Time of both SDA & SCL signals	$t_8$	- 1			300	ns
t <sub>R</sub> Rise Time of both SDA & SCL signals	$t_9$				300	ns
t <sub>SU;STO</sub> Setup time for STOP Condition	t <sub>10</sub>	· M.	0.6			μs
Store to Nonvolatile EEMEM Save Time9	t <sub>12</sub>	Applies to Command 2 <sub>H</sub> , 3 <sub>H</sub>			25	ms
RDY Rise to CS Fall	t <sub>15</sub>	11/1/1				ns
Preset Pulse Width	tpr		50			ns

#### NOTES:

- 1. Typicals represent average readings at +25°C and  $V_{DD}$  = +5V.
- 2. Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic. See figure 20 test circuit. I<sub>W</sub> = V<sub>DD</sub>/R for both V<sub>DD</sub>=+3V or V<sub>DD</sub>=+5V.
- INL and DNL are measured at V<sub>W</sub> with the RDAC configured as a potentiometer divider similar to a voltage output D/A converter. V<sub>A</sub> = V<sub>DD</sub> and V<sub>B</sub> = 0V.
   DNL specification limits of ±1LSB maximum are Guaranteed Monotonic operating conditions. See Figure 19 test circuit.
- Resistor terminals A,B,W have no limitations on polarity with respect to each other.
- 5. Guaranteed by design and not subject to production test.
- 6.  $P_{DISS}$  is calculated from ( $I_{DD} \times V_{DD} = +5V$ ).
- 7. All dynamic characteristics use  $V_{DD} = +5V$ .
- See timing diagram for location of measured values. All input control voltages are specified with t<sub>R</sub>=t<sub>F</sub>=2.5ns(10% to 90% of 3V) and timed from a voltage level of 1.5V. Switching characteristics are measured using both V<sub>DD</sub> = +3V or +5V.
- characteristics are measured using both  $V_{DD}$  = +3V or +5V. 9. Low only for commands 8, 9,10, 2, 3: CMD\_8 ~ 1ms; CMD\_9,10 ~0.1ms; CMD\_2,3 ~20ms

**AD5255** 




Figure 1. Timing Diagram

Data of AD5255 is accepted from the I<sup>2</sup>C bus in the following serial format:

Ī	S	0	1	0	1	1	A		R/	A	I7	I6	I5	<b>I</b> 4	I3	I2	I1	10	A	X	X	X	X	X	D	D	D	A	D	D	D	D	D	D	D	D	A	P
							D	D	W							-	0	L.	N.	~		40.			1	9	8		7	6	5	4	3	2	1	0		
							1	0						. 1	6	W,	N,	1	D. "		8		سا	di.	0													
			Sla	ave	Ado	dres	s B	yte				I	nstı	ucti	on i	Byte	е	. 6	(		, V	Da	ita l	Byte	2 1						Da	ata l	Byte	e 0				

#### Where:

S = Start ConditionP = Stop ConditionA = Acknowledge

 $\mathbf{X} = \text{Don't Care}$ 

**AD1**, **AD0** = Package pin programmable address bits  $\mathbf{R}/\overline{\mathbf{W}}$ = Read Enable at High and Write Enable at Low

**I7 - I1** = Instruction bits

O2, O1 = Output logic pin latched values

**D9 - D0** = 10 Data Bits




Figure 2. Complete Serial Transmission

AD5255

#### **Absolute Maximum Rating** ( $T_A = +25$ °C, unless

0 \
otherwise noted)
$V_{DD}$ to GND0.3, +7V
V <sub>SS</sub> to GND0V, -7V
$V_{DD}$ to $V_{SS}$ +7V
$V_A,V_B,V_W$ to GND
$A_X - B_X,  A_X - W_X,  B_X - W_X \pm 20 mA$
Digital Inputs & Output Voltage to GND0V, +7V
Operating Temperature Range40°C to +85°C
Maximum Junction Temperature $(T_J MAX)$ +150°C
Storage Temperature65°C to +150°C
Lead Temperature (Soldering, 10 sec)+300°C
Thermal Resistance $\theta_{JA,}$
TSSOP-16180°C/W
Package Power Dissipation = $(T_1MAX - T_A) / \theta_{1A}$

#### **Ordering Guide**

Model	#CHs/ k Ohm	Temp Range	Package Description	Package Option
AD5255BRU25	X2/25	-40/+85°C	TSSOP-16	RU-16
AD5255BRU250	X2/250	-40/+85°C	TSSOP-16	RU-16

The AD5255 contains x,xxx transistors. Die size: x' mil x y' mil, z' sq. mil

#### **AD5255 PIN CONFIGURATION**

			_
SCL	1	16	RDY
SDA	2	15	AD1
AD0	3	_	PR
GND	4	13	WP
$\mathbf{V}_{\text{ss}}$	5	12	$V_{DD}$
A1	6	11	A2
W1	7	10	W2
B1	8	9	B2

#### **AD5255 PIN FUNCTION DESCRIPTION**

<u>#</u>	<u>Name</u>	<u>Description</u>
1	SCL	Serial Clock Input
2	SDA	Serial Address & Data Input/Output
3	AD0	Programmable address input 0 for multiple package decoding. Bits AD0 and AD1 provide 4 possible addresses.
4	GND	Ground pin, logic ground reference
5	$V_{SS}$	Negative Supply. Connect to zero volts for single supply applications.
6	A1	A terminal of RDAC1.
7	W1	Wiper terminal of RDAC1, ADDR(RDAC1) = $0_H$ .
8	B1	B terminal of RDAC1.
9	B2	B terminal of RDAC2.
10	W2	Wiper terminal of RDAC2, ADDR(RDAC2) = $1_{\text{H}}$ .
11	A2	A terminal of RDAC2.
12	$V_{DD}$	Positive Power Supply Pin. Should be $\geq$ the input-logic HIGH voltage.
13	WP	Write Protect Pin. Prevents any changes to the present EEMEM contents when active low.
14	PR	Hardware over ride preset pin. Refreshes the scratch pad register at active low with current contents of the EEMEM register. Factory default loads midscale 512 <sub>10</sub> .
15	AD1	Programmable address input 1 for multiple package decoding. Bits AD0 and AD1 provide 4 possible addresses.
16	RDY	Ready. Active-high open drain output. Identifies completion of commands 2, 3, 8, 9, 10.

**AD5255** 

#### **OPERATIONAL OVERVIEW**

The AD5255 digital potentiometer is designed to operate as a true variable resistor replacement device for analog signals that remain within the terminal voltage range of  $V_{\rm SS} < V_{\rm TERM} < V_{\rm DD}.$  The basic voltage range is limited to a  $V_{\rm DD}$ -  $V_{\rm SS} < 5.5 V$ . Control of the digital potentiometer allows both scratch pad register (RDAC register) changes to be made, as well as a finite number (10,000) of permanent electrically erasable memory (EEMEM) register operations. The EEMEM update process takes approximately 20.2ms, during this time the shift register is locked preventing any changes from taking place. The RDY pin flags the completion of this EEMEM save. The EEMEM retention is designed to last 10 years without refresh. The scratch pad register can be changed incrementally by using

The scratch pad register can be changed incrementally by using the software controlled Increment/Decrement instruction or the Shift Left/Right instruction command. Alternately the scratch pad register can be programmed with any position value using the standard I<sup>2</sup>C serial interface mode by loading the representative data word. The scratch pad register can be loaded with the current contents of the nonvolatile EEMEM register under program control.

At system power ON the default value of the scratch pad memory is the last value saved in the EEMEM register. The factory EEMEM preset value is midscale  $512_{10}$ . The serial input data register uses a 32-bit slave address/instruction/data WORD. The write-protect ( $\overline{\text{WP}}$ ) pin provides a hardware EEMEM protection feature disabling any changes of the present EEMEM contents.

#### SERIAL DATA INTERFACE

The AD5255 employs a two-wire I<sup>2</sup>C serial interface requiring only two I/O lines of a standard microprocessor port. Key features of this interface include:

- Read & Write capability to all registers
- Direct parallel refresh of all RDAC wiper registers from mirrored EEMEM registers
- Increment & Decrement instructions for each RDAC wiper register
- Left & right Bit Shift of all RDAC wiper registers to achieve 6dB level changes
- Permanent storage of the present scratch pad RDAC register values into the mirrored EEMEM register
- 32 bits of user addressable electrical-erasable memory

Figure 1 shows the timing diagram for signals on the wire bus. The 2-wire bus can have several devices attached in addition to the AD5255. The two bus lines (SDA and SCL) must be high when the bus is not in use. When in use, the port bits are toggled to generate the appropriate signals for SDA and SCL. For  $\rm I^2C$  applications, two pull up resistors are required at both the SDA and SCL pins to VDD.

The AD5255 can operate SCL of up to 400KHz. A master device sends information to the AD5255 by transmitting the AD5255's address over the bus and then transmitting the desired information. Each transmission consists of a START condition, the AD5255's programmable slave address, an instruction byte, 2 data bytes consist of 10 data bits, and a STOP condition.

The address byte, instruction byte, and data bytes are transmitted between the START and STOP conditions. The state of SDA is allowed to change only if SCL is low, with the exceptions at START and STOP conditions. SDA must remain stable and is sampled ( read or write depends upon the state of  $R\overline{/W}$ ) when SCL is high. Data is transmitted in 8-bit bytes.

#### The START and STOP Conditions

When the bus is not in use, both SCL and SDA must be high. A bus master signals the beginning of a transmission with a START condition by transitioning SDA from high to low while SCL is high (Figure 3). When the master has finished communicating with the slave, it issues a STOP condition by transitioning SDA from low to high while SCL is high. The bus is then free for another transmission.




Figure 3.START and STOP Conditions

#### The Slave Address

The AD5255's slave address is seven bits long (Figure 4). The first five bits (MSBs) of the slave address have been factory programmed to 01011. The state of the AD5255 inputs AD0 and AD1 determine the final two bits of the 7-bit slave address, These input pins may be connected to VDD or GND, or may be actively driven by TTL or CMOS logic levels. There are four possible addresses for the AD5255, and therefore a maximum of four such devices may be on the bus at the same time. The eighth bit (LSB) in the slave address byte is for read write purpose. Active high allows data to be read back from the input register. Active low allows data to be written to the input register. The AD5255 watches the bus continuously, waiting for a START condition followed by its slave address. When it recognizes its slave address, it is ready to accept data.




Figure 4. Slave Address and RM Byte

The Instruction Byte
.....
The Data Bytes

AD5255

Table 1. AD5255 Instruction/Operation Truth Table

Slave Address & R/W Byte	Instruction Byte	Data Byte 1	Data Byte 0	Operation
B31 B24	B23 B16	B15 B8	B7 B0	
AD6 AD5 AD4 AD3 AD2 AD1 AD0 R/W	I7 I6 I5 I4 I3 I2 I1 I0	X D8	D7 D0	
0 1 0 1 1 0 0 0	0	X X	X X	
0 1 0 1 1 0 0 1	0	X X	X X	
0 1 0 1 1 0 0 0	1	X X	X X	
0 1 0 1 1 0 0 1	1	X X	X X	
0 1 0 1 1 0 0 0	0	X X	X X	
0 1 0 1 1 0 0 1	0	X X	X X	
0 1 0 1 1 0 0 0	1	X X	X X	
0 1 0 1 1 0 0 1	1	X X	X X	
0 1 0 1 1 0 0 0	0	X X	X X	
0 1 0 1 1 0 0 1	0	X X	X X	
0 1 0 1 1 0 0 0	1	X X	X X	
0 1 0 1 1 0 0 1	1	X X	X X	
0 1 0 1 1 0 0 0	0	X X	X X	
0 1 0 1 1 0 0 1	0	X X	X X	
0 1 0 1 1 0 0 0	1	X X	X X	
0 1 0 1 1 0 0 1	1	X X	X X	

#### NOTES:

- The increment, decrement and shift commands ignore the contents of the shift register Data Byte 0.

Figure 6. Equivalent RDAC structure

#### **Latched Digital Outputs**

A pair of digital outputs, O1 & O2, are available in the AD5255 and it provides a nonvolatile logic 0 or logic 1 setting. O1 & O2 are standard CMOS logic outputs shown in figure 5. These outputs are ideal to replace functions often provided by DIP switches. In addition, they can be used to drive other standard CMOS logic controlled parts that need an occasional setting change.





Figure 5. Logic Outputs O1 & O2.

#### **Detail Potentiometer Operation**

The actual structure of the RDAC is designed to emulate the performance of a mechanical potentiometer. The RDAC contains a string of connected resistor segments, with an array of analog switches that act as the wiper connection to several points along the resistor array. The number of points is the resolution of the device. For example, the AD5255 emulates 1024 connection points with 1024 equal resistance,  $R_{\rm s}$ , allowing it to provide better than 0.5% set-ability resolution. Figure 6 provides an equivalent diagram of the connections between the three terminals that make up one channel of the RDAC. The switches  $SW_A$  and  $SW_B$  will always be ON while one of the switches SW(0) to  $SW(2^{\rm N}\text{-}1)$  will be ON one at a time depends upon the resistance step decoded from the data. The total resistance of the active switches makes up the wipe resistance,  $R_W$ .



### PROGRAMMING THE VARIABLE RESISTOR Rheostat Operation

The nominal resistance of the RDAC between terminals A and B are available with values of  $10K\Omega$  and  $50K\Omega$ . The final digits of the part number determine the nominal resistance value, e.g.,  $10K\Omega = 10$  and  $50K\Omega = 50$ . The nominal resistance (RAB) of the AD5255 VR has 1024 contact points accessed by the wiper terminal, plus the B terminal contact. The 10-bit data word in the RDAC latch is decoded to select one of the 1024 possible settings. The wiper's first connection starts at the B terminal for data  $00_H$ . This B-terminal connection has a wiper contact resistance of  $50\Omega$ . The second connection (10K $\Omega$  part) is the first tap point located at 60 $\Omega$  $[=R_{AB}(nominal resistance)/1024 + R_W = 10\Omega + 50\Omega)]$  for data 01<sub>H</sub>. The third connection is the next tap point representing  $20+50=70\Omega$  for data  $02_{H}$ . Each LSB data value increase moves the wiper up the resistor ladder until the last tap point is reached at  $10040\Omega$ . The wiper does not directly connect to the B terminal. See figure 6 for a simplified diagram of the equivalent RDAC circuit.

The general transfer equation, which determines the digitally programmed output resistance between Wx and Bx, is:

$$R_{WB}(Dx) = (Dx)/2^{N*}R_{AB} + R_{W}$$
 eqn. 1

Where N is the resolution of the VR, Dx is the data contained in the RDACx latch, and  $R_{AB}$  is the nominal end-to-end resistance.

For example, when  $V_B$  = 0V and A-terminal is open circuit, the following output resistance values will be set by the corresponding RDAC latch codes (applies to the 10-bit,  $10 \text{K}\Omega$  potentiometers):

D (DEC)	$R_{WB}$ $(\Omega)$	Output State
1023 512	10040Ω 5050Ω 60Ω	Full-Scale Mid-Scale 1 LSB
0	50Ω	Zero-Scale (Wiper contact resistance)

Note that in the zero-scale condition a finite wiper resistance of  $50\Omega$  is present. Care should be taken to limit the current flow between W and B in this state to a maximum value of 5mA to avoid degradation or possible destruction of the internal switch contact.

### AD5255




Figure 7. Symmetrical RDAC Operation

Like the mechanical potentiometer the RDAC replaces, the AD5255 part is totally symmetrical. The resistance between the wiper W and terminal A also produces a digitally controlled resistance  $R_{WA}.$  Figure 7 shows the symmetrical programmability of the various terminal connections. When these terminals are used the B–terminal should be tied to the wiper. Setting the resistance value for  $R_{WA}$  starts at a maximum value of resistance and decreases as the data loaded in the latch is increased in value. The general transfer equation for this operation is:

$$R_{WA}(Dx) = (2^N-Dx)/2^N*R_{AB} + R_W$$
 eqn. 2

where N is the resolution of the VR, Dx is the data contained in the RDACx latch, and  $R_{AB}$  is the nominal end-to-end resistance. For example, when  $V_A\!=\!0V$  and B-terminal is tied to the wiper W the following output resistance values will be set by the corresponding RDAC latch codes (applies to 10-bit,  $10K\Omega$  potentiometers):

D	R <sub>WA</sub>	Output State
(DEC)	$(\Omega)$	
1023	60	Full-Scale
128	5050	Mid-Scale
1	10040	1 LSB
0	10050	Zero-Scale

The typical distribution of  $R_{AB}$  from channel-to-channel matches within  $\pm 1\%$ . However device to device matching is process lot dependent having a  $\pm 30\%$  variation. The change in  $R_{AB}$  with temperature has a 50 ppm/°C temperature coefficient.

### PROGRAMMING THE POTENTIOMETER DIVIDER Voltage Output Operation

The digital potentiometer easily generates an output voltage proportional to the input voltage applied to a given terminal. For example connecting A-terminal to +5V and B-terminal to ground produces an output voltage at the wiper which can be

any value starting at zero volts up to 1 LSB less than +5V. Each LSB of voltage is equal to the voltage applied across terminal AB divided by the  $2^N$  position resolution of the potentiometer divider. The general equation defining the output voltage with respect to ground for any given input voltage applied to terminals AB is:

$$V_{W}(Dx) = Dx/2^{N} * V_{AB} + V_{B}$$

Operation of the digital potentiometer in the divider mode results in more accurate operation over temperature. Here the output voltage is dependent on the ratio of the internal resistors and not the absolute value; therefore, the drift reduces to 15ppm/°C.

#### ESD PROTECTION CIRCUITS




Figure 8A. Equivalent Digital Input ESD Protection




Figure 8B. Equivalent Digital Output ESD Protection

Figure 8 shows the equivalent ESD protection circuit for digital pins. Figure 9 shows the equivalent analog-terminal protection circuit for the variable resistors.

### AD5255




Figure 9. Equivalent VR-Terminal ESD Protection

#### **TEST CIRCUITS**

Figures 10 to 15 define the test conditions used in the product specification's table.




Figure 10. Potentiometer Divider Nonlinearity error test circuit (INL, DNL)




Figure 11. Resistor Position Nonlinearity Error (Rheostat Operation; R-INL, R-DNL)




Figure 12. Wiper Resistance test Circuit




Figure 13. Power supply sensitivity test circuit (PSS, PSSR)




Figure 14. Inverting Gain test Circuit




Figure 15. Non-Inverting Gain test circuit




Figure 16. Gain Vs Frequency test circuit




Figure 17. Incremental ON Resistance Test Circuit




Figure 18. Common Mode Leakage current test circuit


## TYPICAL PERFORMANCE GRAPHS TBD

0.020 (0.50)

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm)

#### 16-Lead TSSOP (RU-16)



0.0075 (0.19)

0.0079 (0.20)

0.0035 (0.090)