ANALOG DEVICES

I²C, Nonvolatile Memory, Dual 1024 Position Digital potentiometers

Preliminary Technical Data

AD5255

FEATURES

AD5255 Dual, 1024 Position Resolution
10K and 50K Ohm Terminal Resistance
Linear or Log taper Settings
Increment/Decrement Commands, Push Button Command
I²C Compatible 2-Wire Digital Interface
+3 to +5V Single Supply Operation
±2.5V Dual Supply Operation
Nonvolatile Memory Preset
14 bytes of general purpose nonvolatile memory

APPLICATIONS

Mechanical Potentiometer Replacement
Instrumentation: Gain, Offset Adjustment
Programmable Voltage to Current Conversion
Programmable Filters, Delays, Time Constants
Line Impedance Matching
Power Supply Adjustment
DIP Switch Setting

GENERAL DESCRIPTION

The AD5255 is a dual channel, digitally controlled variable resistor (VR) with resolutions of 1024 positions. This device performs the same electronic adjustment function as a potentiometer or variable resistor. The AD5255's versatile programming via a Micro Controller allows multiple modes of operation and adjustment. The basic mode of adjustment is the increment and decrement from the present setting of the Wiper position setting (RDAC) register. An internal scratch pad RDAC register can be moved UP or DOWN, one step of the nominal terminal resistance between A-and-B. This linearly changes the wiper to B terminal resistance (R_{WB}) by one position segment of the device's end-to-end resistance (R_{AB}). For non-linear changes in wiper setting a left/right shift command adjusts levels in 6dB steps for sound and light alarm applications. In the direct program mode a predetermined setting of the RDAC register can be loaded directly from the micro controller. The third mode allows the RDAC register to be refreshed with the present nonvolatile data previously stored in the EEMEM register. When changes are made to the RDAC register to establish a new wiper position, the value of the setting can be saved into the EEMEM by executing an EEMEM save operation. Once settings are saved in the EEMEM register, these values will always be transferred to the wiper position (RDAC) register at system power ON by the internal preset strobe and it can be accessed externally as well.

The AD5255 is available in the thin TSSOP-16 package. All parts are guaranteed to operate over the extended industrial temperature range of -40°C to +85°C.

FUNCTIONAL BLOCK DIAGRAMS



One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 U.S.A.
Tel: 617/329-4700 Fax:617/326-8703

ELECTRICAL CHARACTERISTICS 25K , 250K OHM VERSIONS (V_{DD} = +3V±10% or +5V±10% and V_{SS}=0V, V_A = +V_{DD}, V_B = 0V, -40°C < T_A < +85°C unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Typ[1]	Max	Units
DC CHARACTERISTICS RHEOSTAT MODE	Specifications apply to all VRs					
Resistor Differential NL[2]	R-DNL	R_{WB}, V_A=NC	-1	±1/4	+1	LSB
Resistor Nonlinearity[2]	R-INL	R_{WB}, V_A=NC	-2	±1/2	+2	LSB
Nominal resistor tolerance	ΔR	T_A = 25°C, V_{AB} = V_{DD},Wiper (V_W) = No connect	-30		30	%
Resistance Temperature Coefficent	$R_{AB}/\Delta T$	V_{AB} = V_{DD}, Wiper (V_W) = No Connect		50		ppm/°C
Wiper Resistance	R_W	I_W = 1 V/R, V_{DD} = +5V		50	100	Ω
Wiper Resistance	R_W	I_W = 1 V/R, V_{DD} = +3V		200		Ω
DC CHARACTERISTICS POTENTIOMETER DIVIDER MODE	Specifications apply to all VRs					
Resolution	N		10			Bits
Integral Nonlinearity[3]	INL		2	±1/2	+2	LSB
Differential Nonlinearity[3]	DNL		1	±1/4	+1	LSB
Voltage Divider Temperature Coefficent	$\Delta V_W/\Delta T$	Code = Half-scale		15		ppm/°C
Full-Scale Error	V_{WFSE}	Code = Full-scale	3	-1	+0	LSB
Zero-Scale Error	V_{WZSE}	Code = Zero-scale	0	+1	+3	LSB
RESISTOR TERMINALS						
Voltage Range[4]	$V_{A,B,W}$		V_{SS}		V_{DD}	V
Capacitance[5] Ax, Bx	$C_{A,B}$	f = 1 MHz, measured to GND, Code = Half-scale		45		pF
Capacitance[5] Wx	C_W	f = 1 MHz, measured to GND, Code = Half-scale		60		pF
Common-mode Leakage Current[7]	I_{CM}	V_A = V_B = V_{DD}/2		0.01	1	µA
DIGITAL INPUTS & OUTPUTS						
Input Logic High	V_{IH}	with respect to GND	0.3•V_{DD}			V
Input Logic Low	V_{IL}	with respect to GND			0.7•V_{DD}	V
Output Logic High	V_{OH}	$R_{PULL-UP}$ = 2.2KΩ to +5V	4.9			V
Output Logic High	V_{OH}	I_{OH} = 40µA, V_{LOGIC} = +5V	4			V
Output Logic Low	V_{OL}	I_{OL} = 1.6mA, V_{LOGIC} = +5V			0.4	V
Input Current	I_{IL}	V_{IN} = 0V or V_{DD}			±1	µA
Input Capacitance[5]	C_{IL}			5		pF
POWER SUPPLIES						
Single-Supply Power Range	V_{DD}	V_{SS} = 0V	2.7		5.5	V
Dual-Supply Power Range	V_{DD}/V_{SS}	V_{SS} = 0V	±2.2		±2.7	V
Positive Supply Current	I_{DD}	V_{IH} = V_{DD} or V_{IL} = GND		2	10	µA
Programming Mode Current	$I_{DD(PG)}$	V_{IH} = V_{DD} or V_{IL} = GND		15		mA
Read Mode Current	$I_{DD(READ)}$	V_{IH} = V_{DD} or V_{IL} = GND		650		µA
Negative Supply Current	I_{SS}	V_{IH} = V_{DD} or V_{IL} = GND, V_{DD} = 2.5V, V_{SS} = -2.5V			10	µA
Power Dissipation[6]	P_{DISS}	V_{IH} = V_{DD} or V_{IL} = GND			0.05	mW
Power Supply Sensitivity	PSS	ΔV_{DD} = +5V ±10%		0.002	0.01	%/%
DYNAMIC CHARACTERISTICS[5, 7]						
Bandwidth 3dB	BW_25K	R = 10KΩ		600		KHz
Total Harmonic Distortion	THD_W	V_A =1Vrms, V_B = 0V, f=1KHz		0.003		%
V_W Settling Time	t_S	V_A= VDD, V_B=0V, 50% of final value				
		25K / 250K		0.6/3/6		µs
Resistor Noise Voltage	e_{N_WB}	R_{WB} = 5KΩ, f = 1KHz		9		nV√Hz
Crosstalk	C_T	V_A = V_{DD}, V_B = 0V, Measue V_W with adjacent				
		VR making full scale change		-65		dB

ELECTRICAL CHARACTERISTICS 25K , 250K OHM VERSIONS (V_{DD} = +3V±10% to +5V±10% and V_{SS}=0V, V_A = +V_{DD}, V_B = 0V, -40°C < T_A < +85°C unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Typ[1]	Max	Units
INTERFACE TIMING CHARACTERISTICS applies to all parts(Notes 5,8)						
SCL Clock Frequency	f_{SCL}		0		400	KHz
t_{BUF} Bus free time between STOP & START	t_1		1.3			µs
$t_{HD;STA}$ Hold Time (repeated START)	t_2	After this period the first clock pulse is generated	0.6			µs
t_{LOW} Low Period of SCL Clock	t_3		1.3			µs
t_{HIGH} High Period of SCL Clock	t_4		0.6			µs
$t_{SU;STA}$ Setup Time For START Condition	t_5		0.6			µs
$t_{HD;DAT}$ Data Hold Time	t_6		0		0.9	µs
$t_{SU;DAT}$ Data Setup Time	t_7		100			ns
t_F Fall Time of both SDA & SCL signals	t_8				300	ns
t_R Rise Time of both SDA & SCL signals	t_9				300	ns
$t_{SU;STO}$ Setup time for STOP Condition	t_{10}		0.6			µs
Store to Nonvolatile EEMEM Save Time[9]	t_{12}	Applies to Command 2_H, 3_H			25	ms
RDY Rise to CS Fall	t_{15}					ns
Preset Pulse Width	t_{PR}		50			ns

NOTES:

1. Typicals represent average readings at +25°C and V_{DD} = +5V.
2. Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic. See figure 20 test circuit. I_W = V_{DD}/R for both V_{DD}=+3V or V_{DD}=+5V.
3. INL and DNL are measured at V_W with the RDAC configured as a potentiometer divider similar to a voltage output D/A converter. V_A = V_{DD} and V_B = 0V. DNL specification limits of ±1LSB maximum are Guaranteed Monotonic operating conditions. See Figure 19 test circuit.
4. Resistor terminals A,B,W have no limitations on polarity with respect to each other.
5. Guaranteed by design and not subject to production test.
6. P_{DISS} is calculated from (I_{DD} x V_{DD}=+5V).
7. All dynamic characteristics use V_{DD} = +5V.
8. See timing diagram for location of measured values. All input control voltages are specified with t_R=t_F=2.5ns(10% to 90% of 3V) and timed from a voltage level of 1.5V. Switching characteristics are measured using both V_{DD} = +3V or +5V.
9. Low only for commands 8, 9,10, 2, 3: CMD_8 ~ 1ms; CMD_9,10 ~0.1ms; CMD_2,3 ~20ms

Timing Diagram



Figure 1. Timing Diagram

Data of AD5255 is accepted from the I²C bus in the following serial format:

S	0	1	0	1	1	AD1	AD0	R/$\overline{W}$	A	I7	I6	I5	I4	I3	I2	I1	I0	A	X	X	X	X	X	D10	D9	D8	A	D7	D6	D5	D4	D3	D2	D1	D0	A	P
	Slave Address Byte									Instruction Byte									Data Byte 1									Data Byte 0										

Where:
S = Start Condition
P = Stop Condition
A = Acknowledge
X = Don't Care

AD1, **AD0** = Package pin programmable address bits
R/$\overline{W}$= Read Enable at High and Write Enable at Low
I7 - I1 = Instruction bits
O2, **O1** = Output logic pin latched values
D9 - D0 = 10 Data Bits



Figure 2.Complete Serial Transmission

Absolute Maximum Rating (T_A = +25°C, unless otherwise noted)

V_{DD} to GND ..... -0.3, +7V
V_{SS} to GND ..... 0V, -7V
V_{DD} to V_{SS} ..... +7V
V_A, V_B, V_W to GND ..... V_{SS}, V_{DD}
$A_X - B_X$, $A_X - W_X$, $B_X - W_X$ ..... ±20mA
Digital Inputs & Output Voltage to GND ..... 0V, +7V
Operating Temperature Range ..... -40°C to +85°C
Maximum Junction Temperature ($T_{J\,MAX}$) ..... +150°C
Storage Temperature ..... -65°C to +150°C
Lead Temperature (Soldering, 10 sec) ..... +300°C
Thermal Resistance θ_{JA},
TSSOP-16 ..... 180°C/W
Package Power Dissipation = (T_JMAX - T_A) / θ_{JA}

Ordering Guide

Model	#CHs/ k Ohm	Temp Range	Package Description	Package Option
AD5255BRU25	X2/25	-40/+85°C	TSSOP-16	RU-16
AD5255BRU250	X2/250	-40/+85°C	TSSOP-16	RU-16

The AD5255 contains x,xxx transistors.
Die size: x' mil x y' mil, z' sq. mil

AD5255 PIN CONFIGURATION



AD5255 PIN FUNCTION DESCRIPTION

#	Name	Description
1	SCL	Serial Clock Input
2	SDA	Serial Address & Data Input/Output
3	AD0	Programmable address input 0 for multiple package decoding. Bits AD0 and AD1 provide 4 possible addresses.
4	GND	Ground pin, logic ground reference
5	V_{SS}	Negative Supply. Connect to zero volts for single supply applications.
6	A1	A terminal of RDAC1.
7	W1	Wiper terminal of RDAC1, ADDR(RDAC1) = 0_H.
8	B1	B terminal of RDAC1.
9	B2	B terminal of RDAC2.
10	W2	Wiper terminal of RDAC2, ADDR(RDAC2) = 1_H.
11	A2	A terminal of RDAC2.
12	V_{DD}	Positive Power Supply Pin. Should be ≥ the input-logic HIGH voltage.
13	$\overline{WP}$	Write Protect Pin. Prevents any changes to the present EEMEM contents when active low.
14	$\overline{PR}$	Hardware over ride preset pin. Refreshes the scratch pad register at active low with current contents of the EEMEM register. Factory default loads midscale 512_{10}.
15	AD1	Programmable address input 1 for multiple package decoding. Bits AD0 and AD1 provide 4 possible addresses.
16	RDY	Ready. Active-high open drain output. Identifies completion of commands 2, 3, 8, 9, 10.

OPERATIONAL OVERVIEW

The AD5255 digital potentiometer is designed to operate as a true variable resistor replacement device for analog signals that remain within the terminal voltage range of $V_{SS}<V_{TERM}<V_{DD}$. The basic voltage range is limited to a $V_{DD} - V_{SS}<5.5V$.
Control of the digital potentiometer allows both scratch pad register (RDAC register) changes to be made, as well as a finite number (10,000) of permanent electrically erasable memory (EEMEM) register operations. The EEMEM update process takes approximately 20.2ms, during this time the shift register is locked preventing any changes from taking place. The RDY pin flags the completion of this EEMEM save. The EEMEM retention is designed to last 10 years without refresh.
The scratch pad register can be changed incrementally by using the software controlled Increment/Decrement instruction or the Shift Left/Right instruction command. Alternately the scratch pad register can be programmed with any position value using the standard I^2C serial interface mode by loading the representative data word. The scratch pad register can be loaded with the current contents of the nonvolatile EEMEM register under program control.
At system power ON the default value of the scratch pad memory is the last value saved in the EEMEM register. The factory EEMEM preset value is midscale 512_{10}. The serial input data register uses a 32-bit slave address/instruction/data WORD. The write-protect ($\overline{WP}$) pin provides a hardware EEMEM protection feature disabling any changes of the present EEMEM contents.

SERIAL DATA INTERFACE

The AD5255 employs a two-wire I^2C serial interface requiring only two I/O lines of a standard microprocessor port. Key features of this interface include:

- Read & Write capability to all registers
- Direct parallel refresh of all RDAC wiper registers from mirrored EEMEM registers
- Increment & Decrement instructions for each RDAC wiper register
- Left & right Bit Shift of all RDAC wiper registers to achieve 6dB level changes
- Permanent storage of the present scratch pad RDAC register values into the mirrored EEMEM register
- 32 bits of user addressable electrical-erasable memory

Figure 1 shows the timing diagram for signals on the wire bus. The 2-wire bus can have several devices attached in addition to the AD5255. The two bus lines (SDA and SCL) must be high when the bus is not in use. When in use, the port bits are toggled to generate the appropriate signals for SDA and SCL. For I^2C applications, two pull up resistors are required at both the SDA and SCL pins to VDD.

The AD5255 can operate SCL of up to 400KHz. A master device sends information to the AD5255 by transmitting the AD5255's address over the bus and then transmitting the desired information. Each transmission consists of a START condition, the AD5255's programmable slave address, an instruction byte, 2 data bytes consist of 10 data bits, and a STOP condition.

The address byte, instruction byte, and data bytes are transmitted between the START and STOP conditions. The state of SDA is allowed to change only if SCL is low, with the exceptions at START and STOP conditions. SDA must remain stable and is sampled (read or write depends upon the state of R/$\overline{W}$) when SCL is high. Data is transmitted in 8-bit bytes.

The START and STOP Conditions

When the bus is not in use, both SCL and SDA must be high. A bus master signals the beginning of a transmission with a START condition by transitioning SDA from high to low while SCL is high (Figure 3). When the master has finished communicating with the slave, it issues a STOP condition by transitioning SDA from low to high while SCL is high. The bus is then free for another transmission.



Figure 3.START and STOP Conditions

The Slave Address

The AD5255's slave address is seven bits long (Figure 4). The first five bits (MSBs) of the slave address have been factory programmed to 01011. The state of the AD5255 inputs AD0 and AD1 determine the final two bits of the 7-bit slave address, These input pins may be connected to VDD or GND, or may be actively driven by TTL or CMOS logic levels. There are four possible addresses for the AD5255, and therefore a maximum of four such devices may be on the bus at the same time. The eighth bit (LSB) in the slave address byte is for read write purpose. Active high allows data to be read back from the input register. Active low allows data to be written to the input register. The AD5255 watches the bus continuously, waiting for a START condition followed by its slave address. When it recognizes its slave address, it is ready to accept data.



Figure 4. Slave Address and R/$\overline{W}$ Byte

The Instruction Byte

……

The Data Bytes

……

Table 1. AD5255 Instruction/Operation Truth Table

Slave Address & R/W Byte B31 ……………………………………. B24 AD6 AD5 AD4 AD3 AD2 AD1 AD0 R/$\overline{W}$	Instruction Byte B23 …………………………………… B16 I7 I6 I5 I4 I3 I2 I1 I0	Data Byte 1 B15 …… B8 X ……... D8	Data Byte 0 B7 ……… B0 D7 ……… D0	Operation
0 1 0 1 1 0 0 0	0	X ……… X	X ……….. X	
0 1 0 1 1 0 0 1	0	X ……… X	X ……….. X	
0 1 0 1 1 0 0 0	1	X ……… X	X ……….. X	
0 1 0 1 1 0 0 1	1	X ……… X	X ……….. X	
0 1 0 1 1 0 0 0	0	X ……… X	X ……….. X	
0 1 0 1 1 0 0 1	0	X ……… X	X ……….. X	
0 1 0 1 1 0 0 0	1	X ……… X	X ……….. X	
0 1 0 1 1 0 0 1	1	X ……… X	X ……….. X	
0 1 0 1 1 0 0 0	0	X ……… X	X ……….. X	
0 1 0 1 1 0 0 1	0	X ……… X	X ……….. X	
0 1 0 1 1 0 0 0	1	X ……… X	X ……….. X	
0 1 0 1 1 0 0 1	1	X ……… X	X ……….. X	
0 1 0 1 1 0 0 0	0	X ……… X	X ……….. X	
0 1 0 1 1 0 0 1	0	X ……… X	X ……….. X	
0 1 0 1 1 0 0 0	1	X ……… X	X ……….. X	
0 1 0 1 1 0 0 1	1	X ……… X	X ……….. X	

NOTES:

1. The RDAC register is a volatile scratch pad register that is refreshed at power ON from the corresponding non-volatile EEMEM register.
2. The increment, decrement and shift commands ignore the contents of the shift register Data Byte 0.

Latched Digital Outputs

A pair of digital outputs, O1 & O2, are available in the AD5255 and it provides a nonvolatile logic 0 or logic 1 setting. O1 & O2 are standard CMOS logic outputs shown in figure 5. These outputs are ideal to replace functions often provided by DIP switches. In addition, they can be used to drive other standard CMOS logic controlled parts that need an occasional setting change.



Figure 5. Logic Outputs O1 & O2.

Detail Potentiometer Operation

The actual structure of the RDAC is designed to emulate the performance of a mechanical potentiometer. The RDAC contains a string of connected resistor segments, with an array of analog switches that act as the wiper connection to several points along the resistor array. The number of points is the resolution of the device. For example, the AD5255 emulates 1024 connection points with 1024 equal resistance, R_s, allowing it to provide better than 0.5% set-ability resolution. Figure 6 provides an equivalent diagram of the connections between the three terminals that make up one channel of the RDAC. The switches SW_A and SW_B will always be ON while one of the switches SW(0) to SW(2^N-1) will be ON one at a time depends upon the resistance step decoded from the data. The total resistance of the active switches makes up the wipe resistance, R_W.



Figure 6. Equivalent RDAC structure

PROGRAMMING THE VARIABLE RESISTOR

Rheostat Operation

The nominal resistance of the RDAC between terminals A and B are available with values of 10KΩ and 50KΩ. The final digits of the part number determine the nominal resistance value, e.g., 10KΩ = 10 and 50KΩ = 50. The nominal resistance (R_{AB}) of the AD5255 VR has 1024 contact points accessed by the wiper terminal, plus the B terminal contact. The 10-bit data word in the RDAC latch is decoded to select one of the 1024 possible settings. The wiper's first connection starts at the B terminal for data 00_H. This B–terminal connection has a wiper contact resistance of 50Ω. The second connection (10KΩ part) is the first tap point located at 60Ω [=R_{AB}(nominal resistance)/1024 + R_W = 10Ω+50Ω)] for data 01_H. The third connection is the next tap point representing 20+50= 70Ω for data 02_H. Each LSB data value increase moves the wiper up the resistor ladder until the last tap point is reached at 10040Ω. The wiper does not directly connect to the B terminal. See figure 6 for a simplified diagram of the equivalent RDAC circuit.

The general transfer equation, which determines the digitally programmed output resistance between Wx and Bx, is:

$$R_{WB}(Dx) = (Dx)/2^N * R_{AB} + R_W \qquad \text{eqn. 1}$$

Where N is the resolution of the VR, Dx is the data contained in the RDACx latch, and R_{AB} is the nominal end-to-end resistance.

For example, when V_B = 0V and A–terminal is open circuit, the following output resistance values will be set by the corresponding RDAC latch codes (applies to the 10-bit, 10KΩ potentiometers):

D (DEC)	R_{WB} (Ω)	Output State
1023	10040Ω	Full-Scale
512	5050Ω	Mid-Scale
1	60Ω	1 LSB
0	50Ω	Zero-Scale (Wiper contact resistance)

Note that in the zero-scale condition a finite wiper resistance of 50Ω is present. Care should be taken to limit the current flow between W and B in this state to a maximum value of 5mA to avoid degradation or possible destruction of the internal switch contact.



Figure 7. Symmetrical RDAC Operation

Like the mechanical potentiometer the RDAC replaces, the AD5255 part is totally symmetrical. The resistance between the wiper W and terminal A also produces a digitally controlled resistance R_{WA}. Figure 7 shows the symmetrical programmability of the various terminal connections. When these terminals are used the B–terminal should be tied to the wiper. Setting the resistance value for R_{WA} starts at a maximum value of resistance and decreases as the data loaded in the latch is increased in value. The general transfer equation for this operation is:

$$R_{WA}(Dx) = (2^N\text{-}Dx)/2^N * R_{AB} + R_W \qquad \text{eqn. 2}$$

where N is the resolution of the VR, Dx is the data contained in the RDACx latch, and R_{AB} is the nominal end-to-end resistance. For example, when V_A = 0V and B–terminal is tied to the wiper W the following output resistance values will be set by the corresponding RDAC latch codes (applies to 10-bit, 10KΩ potentiometers):

D (DEC)	R_{WA} (Ω)	Output State
1023	60	Full-Scale
128	5050	Mid-Scale
1	10040	1 LSB
0	10050	Zero-Scale

The typical distribution of R_{AB} from channel-to-channel matches within ±1%. However device to device matching is process lot dependent having a ±30% variation. The change in R_{AB} with temperature has a 50 ppm/°C temperature coefficient.

PROGRAMMING THE POTENTIOMETER DIVIDER
Voltage Output Operation

The digital potentiometer easily generates an output voltage proportional to the input voltage applied to a given terminal. For example connecting A–terminal to +5V and B–terminal to ground produces an output voltage at the wiper which can be any value starting at zero volts up to 1 LSB less than +5V. Each LSB of voltage is equal to the voltage applied across terminal AB divided by the 2^N position resolution of the potentiometer divider. The general equation defining the output voltage with respect to ground for any given input voltage applied to terminals AB is:

$$V_W(Dx) = Dx/2^N * V_{AB} + V_B$$

Operation of the digital potentiometer in the divider mode results in more accurate operation over temperature. Here the output voltage is dependent on the ratio of the internal resistors and not the absolute value; therefore, the drift reduces to 15ppm/°C.

ESD PROTECTION CIRCUITS



Figure 8A. Equivalent Digital Input ESD Protection



Figure 8B. Equivalent Digital Output ESD Protection

Figure 8 shows the equivalent ESD protection circuit for digital pins. Figure 9 shows the equivalent analog-terminal protection circuit for the variable resistors.



Figure 9. Equivalent VR-Terminal ESD Protection

TEST CIRCUITS

Figures 10 to 15 define the test conditions used in the product specification's table.



Figure 10. Potentiometer Divider Nonlinearity error test circuit (INL, DNL)



Figure 11. Resistor Position Nonlinearity Error (Rheostat Operation; R-INL, R-DNL)



Figure 12. Wiper Resistance test Circuit



Figure 13. Power supply sensitivity test circuit (PSS, PSSR)



Figure 14. Inverting Gain test Circuit



Figure 15. Non-Inverting Gain test circuit



Figure 16. Gain Vs Frequency test circuit



Figure 17. Incremental ON Resistance Test Circuit



Figure 18. Common Mode Leakage current test circuit

TYPICAL PERFORMANCE GRAPHS

TBD

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm)

16-Lead TSSOP
(RU-16)