捷多邦,专业PCB打**MSP430x11x2q MS**P430x12x2 MIXED SIGNAL MICROCONTROLLER

SLAS361B - JANUARY 2002 - REVISED MARCH 2003

- Low Supply Voltage Range 1.8 V 3.6 V
- Ultralow-Power Consumption:
 - Active Mode: 200 μA at 1 MHz, 2.2 V
 - Standby Mode: 0.7 μA
 - Off Mode (RAM Retention): 0.1 μA
- Five Power Saving Modes
- Wake-Up From Standby Mode in 6 μs
- 16-Bit RISC Architecture, 125 ns Instruction Cycle Time
- Basic Clock Module Configurations:
 - Various Internal Resistors
 - Single External Resistor
 - 32-kHz Crystal
 - High Frequency Crystal
 - Resonator
 - External Clock Source
- 16-Bit Timer_A With Three Capture/Compare Registers
- 10-Bit, 200-ksps A/D Converter With Internal Reference, Sample-and-Hold, Autoscan, and Data Transfer Controller
- Serial Communication Interface (USART)
 With Software-Selectable Asynchronous
 UART or Synchronous SPI (MSP430x12x2
 Only)

- Serial Onboard Programming, No External Programming Voltage Needed Programmable Code Protection by Security Fuse
- Supply Voltage Brownout Protection
- MSP430x11x2 Family Members Include:
 MSP430F1122: 4KB + 256B Flash Memory
 256B RAM
 - MSP430F1132: 8KB + 256B Flash Memory 256B RAM
 - Available in 20-Pin Plastic SOWB and 20-Pin Plastic TSSOP Packages
- MSP430x12x2 Family Members Include:
 MSP430F1222: 4KB + 256B Flash Memory
 256B RAM
 - MSP430F1232: 8KB + 256B Flash Memory 256B RAM
 - Available in 28-Pin Plastic SOWB and 28-Pin Plastic TSSOP Packages
- For Complete Module Descriptions, See the MSP430x1xx Family User's Guide, Literature Number SLAU049

description

The Texas Instruments MSP430 family of ultralow-power microcontrollers consist of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with five low power modes is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that attribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows wake-up from low-power modes to active mode in less than 6µs.

The MSP430x11x2 and MSP430x12x2 series are ultralow-power mixed signal microcontrollers with a built-in 16-bit timer, 10-bit A/D converter with integrated reference and data transfer controller (DTC) and fourteen or twenty-two I/O pins. In addition, the MSP430x12x2 series microcontrollers have built-in communication capability using asynchronous (UART) and synchronous (SPI) protocols.

Digital signal processing with the 16-bit RISC performance enables effective system solutions such as glass breakage detection with signal analysis (including wave digital filter algorithm). Another area of application is in stand-alone RF sensors.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SLAS361B - JANUARY 2002 - REVISED MARCH 2003

AVAILABLE OPTIONS


	PACKAGED DEVICES						
TA	PLASTIC 20-PIN SOWB	PLASTIC 20-PIN TSSOP	PLASTIC 28-PIN SOWB	PLASTIC 28-PIN TSSOP			
	(DW)	(PW)	(DW)	(PW)			
-40°C to 85°C	MSP430F1122IDW	MSP430F1122IPW	MSP430F1222IDW	MSP430F1222IPW			
	MSP430F1132IDW	MSP430F1132IPW	MSP430F1232IDW	MSP430F1232IPW			

DW or PW PACKAGE (TOP VIEW)



MSP430x11x2

DW or PW PACKAGE (TOP VIEW)




MSP430x12x2



SLAS361B - JANUARY 2002 - REVISED MARCH 2003

functional block diagram



‡ Only six port P2 I/Os are available on external pins.

SLAS361B - JANUARY 2002 - REVISED MARCH 2003

Terminal Functions

TERMINAL						
NAME	'11x2 NO.	'12x2 NO.	1/0	DESCRIPTION		
P1.0/TACLK/ ADC10CLK	13	21	I/O	General-purpose digital I/O pin/Timer_A, clock signal TACLK input/conversion clock—10-bit ADC		
P1.1/TA0	14	22	I/O	General-purpose digital I/O pin/Timer_A, capture: CCI0A input, compare: Out0 output		
P1.2/TA1	15	23	I/O	General-purpose digital I/O pin/Timer_A, capture: CCI1A input, compare: Out1 output		
P1.3/TA2	16	24	I/O	General-purpose digital I/O pin/Timer_A, capture: CCI2A input, compare: Out2 output		
P1.4/SMCLK/TCK	17	25	I/O	General-purpose digital I/O pin/SMCLK signal output/test clock, input terminal for device programming and test		
P1.5/TA0/TMS	18	26	I/O	General-purpose digital I/O pin/Timer_A, compare: Out0 output/test mode select, input termina for device programming and test		
P1.6/TA1/TDI	19	27	I/O	General-purpose digital I/O pin/Timer_A, compare: Out1 output/test data input terminal		
P1.7/TA2/TDO/TDI [†]	20	28	I/O	General-purpose digital I/O pin/Timer_A, compare: Out2 output/test data output terminal data input during programming		
P2.0/ACLK/A0	8	8	I/O	General-purpose digital I/O pin/ACLK output, analog input to 10-bit ADC input A0		
P2.1/INCLK/A1	9	9	I/O	General-purpose digital I/O pin/Timer_A, clock signal at INCLK, analog input to 10-bit ADC A1		
P2.2/TA0/A2	10	10	I/O	General-purpose digital I/O pin/Timer_A, capture: CCI0B input, compare: Out0 output/analog input to 10-bit ADC input A2		
P2.3/TA1/A3/V _{REF} _	11	19	I/O	General-purpose digital I/O pin/Timer_A, capture: CCI1B input, compare: Out1 output/analog input to 10-bit ADC input A3, negative reference voltage terminal.		
P2.4/TA2/A4/V _{REF+}	12	20	I/O	General-purpose digital I/O pin/Timer_A, compare: Out2 output/analog input to 10-bit ADC input A4, I/O of positive reference voltage terminal.		
P2.5/R _{OSC}	3	3	I/O	General-purpose digital I/O pin/Input for external resistor that defines the DCO nominal frequency		
P3.0/STE0/A5	NA	11	I/O	General-purpose digital I/O pin, slave transmit enable—USART0/SPI mode, analog input to 10-bit ADC input A5		
P3.1/SIMO0	NA	12	I/O	General-purpose digital I/O pin, slave in/master out of USART0/SPI mode		
P3.2/SOMI0	NA	13	I/O	General-purpose digital I/O pin, slave out/master in of USART0/SPI mode		
P3.3/UCLK0	NA	14	I/O	General-purpose digital I/O pin, external clock input—USART0/UART or SPI mode, clock output—USART0/SPI mode clock input		
P3.4/UTXD0	NA	15	I/O	General-purpose digital I/O pin, transmit data out—USART0/UART mode		
P3.5/URXD0	NA	16	I/O	General-purpose digital I/O pin, receive data in—USART0/UART mode		
P3.6/A6	NA	17	I/O	General-purpose digital I/O pin, analog input to 10-bit ADC input A6		
P3.7/A7	NA	18	I/O	General-purpose digital I/O pin, analog input to 10-bit ADC input A7		
RST/NMI	7	7	I	Reset or nonmaskable interrupt input		
TEST	1	1	I	Select of test mode for JTAG pins on Port1		
Vcc	2	2		Supply voltage		
V _{SS}	4	4		Ground reference		
XIN	6	6	I	Input terminal of crystal oscillator		
XOUT	5	5	I/O	Output terminal of crystal oscillator		

[†]TDO or TDI is selected via JTAG instruction.



short-form description

CPU

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

instruction set

The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. Table 1 shows examples of the three types of instruction formats; the address modes are listed in Table 2.



Table 1. Instruction Word Formats

Dual operands, source-destination	e.g. ADD R4,R5	R4 + R5> R5
Single operands, destination only	e.g. CALL R8	PC>(TOS), R8> PC
Relative jump, un/conditional	e.g. JNE	Jump-on-equal bit = 0

Table 2. Address Mode Descriptions

ADDRESS MODE	s	D	SYNTAX	EXAMPLE	OPERATION
Register	1	~	MOV Rs,Rd	MOV R10,R11	R10 —> R11
Indexed	~	~	MOV X(Rn),Y(Rm)	MOV 2(R5),6(R6)	M(2+R5)—> M(6+R6)
Symbolic (PC relative)	~	~	MOV EDE,TONI		M(EDE)> M(TONI)
Absolute	~	~	MOV and MEM,and TCDAT		M(MEM) —> M(TCDAT)
Indirect	~		MOV @Rn,Y(Rm)	MOV @R10,Tab(R6)	M(R10)> M(Tab+R6)
Indirect autoincrement	~		MOV @Rn+,Rm	MOV @R10+,R11	M(R10) —> R11 R10 + 2—> R10
Immediate	~		MOV #X,TONI	MOV #45,TONI	#45> M(TONI)

NOTE: S = source D = destination



SLAS361B - JANUARY 2002 - REVISED MARCH 2003

operating modes

The MSP430 has one active mode and five software selectable low-power modes of operation. An interrupt event can wake up the device from any of the five low-power modes, service the request and restore back to the low-power mode on return from the interrupt program.

The following six operating modes can be configured by software:

- Active mode AM;
 - All clocks are active
- Low-power mode 0 (LPM0);
 - CPU is disabled ACLK and SMCLK remain active. MCLK is disabled
- Low-power mode 1 (LPM1);
 - CPU is disabled
 ACLK and SMCLK remain active. MCLK is disabled
 DCO's dc-generator is disabled if DCO not used in active mode
- Low-power mode 2 (LPM2);
 - CPU is disabled
 MCLK and SMCLK are disabled
 DCO's dc-generator remains enabled
 ACLK remains active
- Low-power mode 3 (LPM3);
 - CPU is disabled
 MCLK and SMCLK are disabled
 DCO's dc-generator is disabled
 ACLK remains active
- Low-power mode 4 (LPM4);
 - CPU is disabled
 ACLK is disabled
 MCLK and SMCLK are disabled
 DCO's dc-generator is disabled
 Crystal oscillator is stopped



SLAS361B - JANUARY 2002 - REVISED MARCH 2003

interrupt vector addresses

The interrupt vectors and the power-up starting address are located in the memory with an address range of 0FFFFh-0FFE0h. The vector contains the 16-bit address of the appropriate interrupt handler instruction sequence.

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Power-up, external reset, watchdog	WDTIFG (see Note1) KEYV (see Note 1)	Reset	0FFFEh	15, highest
NMI, oscillator fault, flash memory access violation	NMIIFG (see Notes 1 and 4) OFIFG (see Notes 1 and 4) ACCVIFG (see Notes 1 and 4)	(Non)-maskable, (Non)-maskable, (Non)-maskable	0FFFCh	14
			0FFFAh	13
			0FFF8h	12
			0FFF6h	11
Watchdog timer	WDTIFG	Maskable	0FFF4h	10
Timer_A	TACCR0 CCIFG (see Note 2)	Maskable	0FFF2h	9
Timer_A	TACCR1 and TACCR2 CCIFGs, TAIFG (see Notes 1 and 2)	Maskable	0FFF0h	8
USART0 receive (see Note 5)	URXIFG0	Maskable	0FFEEh	7
USART0 transmit (see Note 5)	UTXIFG0	Maskable	0FFECh	6
ADC10	ADC10IFG	Maskable	0FFEAh	5
			0FFE8h	4
I/O Port P2 (eight flags – see Note 3)	P2IFG.0 to P2IFG.7 (see Notes 1 and 2)	Maskable	0FFE6h	3
I/O Port P1 (eight flags)	P1IFG.0 to P1IFG.7 (see Notes 1 and 2)	Maskable	0FFE4h	2
			0FFE2h	1
			0FFE0h	0, lowest

NOTES: 1. Multiple source flags

- 2. Interrupt flags are located in the module
- 3. There are eight Port P2 interrupt flags, but only six Port P2 I/O pins (P2.0-5) are implemented on the '11x2 and '12x2 devices.
- 4. (Non)-maskable: the individual interrupt enable bit can disable an interrupt event, but the general interrupt enable cannot.
- 5. USART0 is implemented in MSP430x12x2 only.



SLAS361B - JANUARY 2002 - REVISED MARCH 2003

special function registers

Most interrupt and module enable bits are collected into the lowest address space. Special function register bits that are not allocated to a functional purpose are not physically present in the device. Simple software access is provided with this arrangement.

interrupt enable 1 and 2

Address	7	6	5	4	3	2	1	0
0h			ACCVIE	NMIIE			OFIE	WDTIE
'			rw-0	rw-0			rw-0	rw-0

WDTIE: Watchdog Timer interrupt enable. Inactive if watchdog mode is selected. Active if Watchdog Timer

is configured in interval timer mode.

OFIE: Oscillator fault enable

NMIIE: (Non)maskable interrupt enable
ACCVIE: Flash access violation interrupt enable



URXIE0: USART0, UART, and SPI receive-interrupt enable (MSP430x12x2 devices only) UTXIE0: USART0, UART, and SPI transmit-interrupt enable (MSP430x12x2 devices only)

interrupt flag register 1 and 2

Address	7	6	5	4	3	2	1	0
02h				NMIIFG			OFIFG	WDTIFG
				O			m. 4	

WDTIFG: Set on Watchdog Timer overflow (in watchdog mode) or security key violation.

Reset on V_{CC} power-up or a reset condition at RST/NMI pin in reset mode.

OFIFG: Flag set on oscillator fault NMIIFG: Set via RST/NMI-pin

Address 7 6 5 4 3 2 1 0
03h UTXIFG0 URXIFG0
rw-1 rw-0


URXIFG0: USART0, UART, and SPI receive flag (MSP430x12x2 devices only) UTXIFG0: USART0, UART, and SPI transmit flag (MSP430x12x2 devices only)



SLAS361B - JANUARY 2002 - REVISED MARCH 2003

module enable registers 1 and 2 Address 04h 6 5 O 3 1 **Address URXE0** 05h UTXE0 **USPIE0** rw-0 rw-0 URXE0: USARTO, UART mode receive enable (MSP430x12x2 devices only) UTXE0: USARTO, UART mode transmit enable (MSP430x12x2 devices only) USPIE0: USARTO, SPI mode transmit and receive enable (MSP430x12x2 devices only) Legend Bit can be read and written. rw: rw-0: Bit can be read and written. It is reset by PUC SFR bit is not present in device.

memory organization



bootstrap loader (BSL)


The MSP430 bootstrap loader (BSL) enables users to program the flash memory or RAM using a UART serial interface. Access to the MSP430 memory via the BSL is protected by user-defined password. For complete description of the features of the BSL and its implementation, see the Application report *Features of the MSP430 Bootstrap Loader*, Literature Number SLAA089.



flash memory

The flash memory can be programmed via the JTAG port, the bootstrap loader, or in-system by the CPU. The CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and two segments of information memory (A and B) of 128 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A and B can be erased individually, or as a group with segments 0–n.
 Segments A and B are also called information memory.
- New devices may have some bytes programmed in the information memory (needed for test during manufacturing). The user should perform an erase of the information memory prior to the first use.



NOTE: All segments not implemented on all devices.

peripherals

Peripherals are connected to the CPU through data, address, and control busses and can be handled using all instructions.

oscillator and system clock

The clock system in the MSP430x11x2 and MSP430x12x2 devices is supported by the basic clock module that includes support for a 32768-Hz watch crystal oscillator, an internal digitally-controlled oscillator (DCO) and a high frequency crystal oscillator. The basic clock module is designed to meet the requirements of both low system cost and low-power consumption. The internal DCO provides a fast turn-on clock source and stabilizes in less than 6 μ s. The basic clock module provides the following clock signals:

- Auxiliary clock (ACLK), sourced from a 32768-Hz watch crystal or a high frequency crystal.
- Main clock (MCLK), the system clock used by the CPU.
- Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules.



SLAS361B - JANUARY 2002 - REVISED MARCH 2003

digital I/O

There are 3 8-bit I/O ports implemented—ports P1, P2, and P3 (only six port P2 I/O signals are available on external pins; port P3 is implemented only on 'x12x2 devices):

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt conditions is possible.
- Edge-selectable interrupt input capability for all the eight bits of ports P1 and six bits of port P2.
- Read/write access to port-control registers is supported by all instructions.

NOTE:

Six bits of port P2, P2.0 to P2.5, are available on external pins, but all control and data bits for port P2 are implemented. Port P3 has no interrupt capability. Port P3 is implemented in MSP430x12x2 only.

brownout

The brownout circuit is implemented to provide the proper internal reset signal to the device during power on and power off.

watchdog timer

The primary function of the watchdog timer (WDT) module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals.

USARTO (MSP430x12x2 Only)

The MSP430x12x2 devices have one hardware universal synchronous/asynchronous receive transmit (USART0) peripheral module that is used for serial data communication. The USART supports synchronous SPI (3 or 4 pin) and asynchronous UART communication protocols, using double-buffered transmit and receive channels.

timer_A3

Timer_A3 is a 16-bit timer/counter with three capture/compare registers. Timer_A3 can support multiple capture/compares, PWM outputs, and interval timing. Timer_A3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

ADC₁₀

The ADC10 module supports fast, 10-bit analog-to-digital conversions. The module implements a 10-bit SAR core, sample select control, reference generator and data transfer controller, or DTC, for automatic conversion result handling allowing ADC samples to be converted and stored without any CPU intervention.



SLAS361B – JANUARY 2002 – REVISED MARCH 2003

peripheral file map

	PERIPHERALS WITH WORD ACCESS		
ADC10	ADC data transfer start address ADC memory ADC control register 1 ADC control register 0 ADC analog enable ADC data transfer control register 1 ADC data transfer control register 0	ADC10SA ADC10MEM ADC10CTL1 ADC10CTL0 ADC10AE ADC10DTC1 ADC10DTC1	1BCh 1B4h 1B2h 1B0h 04Ah 049h 048h
Timer_A	Reserved Reserved Reserved Reserved Capture/compare register Capture/compare register Capture/compare register Timer_A register Reserved Reserved Reserved Reserved Capture/compare control Capture/compare control Capture/compare control Timer_A control	TACCR2 TACCR1 TACCR0 TAR TACCTL2 TACCTL1 TACCTL0 TACTL TAIV	017Eh 017Ch 017Ch 017Ah 0178h 0176h 0172h 0170h 016Eh 016Ch 016Ah 0168h 0166h 0164h 0162h 0160h
Flash Memory	Timer_A interrupt vector Flash control 3 Flash control 2 Flash control 1	FCTL3 FCTL2 FCTL1	012Ch 012Ah 0128h
Watchdog	Watchdog/timer control	WDTCTL	0120h
	PERIPHERALS WITH BYTE ACCESS	1	
USART0 (in MSP430x12x2 only)	Transmit buffer Receive buffer Baud rate Baud rate Modulation control Receive control Transmit control USART control	U0TXBUF U0RXBUF U0BR1 U0BR0 U0MCTL U0RCTL U0TCTL U0CTL	077h 076h 075h 074h 073h 072h 071h 070h
Basic Clock	Basic clock sys. control2 Basic clock sys. control1 DCO clock freq. control	BCSCTL2 BCSCTL1 DCOCTL	058h 057h 056h
Port P2	Port P2 selection Port P2 interrupt enable Port P2 interrupt edge select Port P2 interrupt flag Port P2 direction Port P2 output Port P2 input	P2SEL P2IE P2IES P2IFG P2DIR P2OUT P2IN	02Eh 02Dh 02Ch 02Bh 02Ah 029h 028h
Port P1	Port P1 selection Port P1 interrupt enable Port P1 interrupt edge select Port P1 interrupt flag Port P1 direction Port P1 output Port P1 input	P1SEL P1IE P1IES P1IFG P1DIR P1OUT P1IN	026h 025h 024h 023h 022h 021h 020h



SLAS361B - JANUARY 2002 - REVISED MARCH 2003

peripheral file map (continued)

PERIPHERALS WITH BYTE ACCESS (CONTINUED)						
Port P3 (in MSP430x12x2 only)	Port P3 selection Port P3 direction Port P3 output Port P3 input	P3SEL P3DIR P3OUT P3IN	01Bh 01Ah 019h 018h			
Special Function	Module enable2 Module enable1 SFR interrupt flag2 SFR interrupt flag1 SFR interrupt enable2 SFR interrupt enable1	ME2 ME1 IFG2 IFG1 IE2 IE1	005h 004h 003h 002h 001h 000h			

absolute maximum ratings†

Voltage applied at V _{CC} to V _{SS}	
Voltage applied to any pin (referenced to V _{SS})	\dots -0.3 V to V _{CC} + 0.3 V
Diode current at any device terminal	±2 mA
Storage temperature, T _{sta} (unprogrammed device)	–55°C to 150°C
Storage temperature, T _{sta} (programmed device)	–40°C to 85°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE: All voltages referenced to VSS.


recommended operating conditions

			MIN	NOM	MAX	UNITS	
Supply voltage during program execution, V _{CC} (see Note 1) Supply voltage during program/erase flash memory, V _{CC}		MSP430F11x2	1.8		3.6	V	
Supply voltage during program/erase flash men	mory, V _{CC}	MSP430F12x2	2.7		3.6	V	
Supply voltage, VSS				0		V	
Operating free-air temperature range, TA		MSP430F11x2 MSP430F12x2	-40		85	°C	
FXT1 crystal frequency, f _(LFXT1)	LF mode selected, XTS=0	Watch crystal		32768		Hz	
LFX11 crystal frequency, f _(LFXT1) (see Note 2)	VT1 coloated made, VTC 1	Ceramic resonator	450		8000		
(See Note 2)	XT1 selected mode, XTS=1	Crystal	1000		8000	kHz	
		V _{CC} = 1.8 V, MSP430F11x2 MSP430F12x2	dc		4.15	N41.1-	
Processor frequency f _(system) (MCLK signal)		V _{CC} = 3.6 V, MSP430F11x2 MSP430F12x2	dc	lc 8		MHz	
Flash timing generator frequency, f(FTG)		MSP430F11x2 MSP430F12x2	257		476	kHz	
Cumulative program time, block write, t _(CPT) (see Note 3)		V _{CC} = 2.7 V/3.6 V MSP430F11x2 MSP430F12x2			3	ms	
Low-level input voltage (TEST, RST/NMI), V _{IL} (excluding XIN, XOUT) V _{CC} = 2.2 V/3 V		VSS	_	VSS+0.6	V		
High-level input voltage (TEST, RST/NMI), VIH	(excluding XIN, XOUT)	V _{CC} = 2.2 V/3 V	0.8VCC		VCC	V	
Input levels at XIN, XOUT	VIL(XIN, XOUT) VIH(XIN, XOUT)	V _{CC} = 2.2 V/3 V	V _{SS}		0.2×V _{CC}	٧	

NOTES: 1. The LFXT1 oscillator in LF-mode requires a resistor of 5.1 M Ω from XOUT to VSS when VCC <2.5 V. The LFXT1 oscillator in XT1-mode accepts a ceramic resonator or a crystal frequency of 4 MHz at VCC \geq 2.2 V. The LFXT1 oscillator in XT1-mode accepts a ceramic resonator or a crystal frequency of 8 MHz at VCC \geq 2.8 V.

- 2. The LFXT1 oscillator in LF-mode requires a watch crystal.
 - The LFXT1 oscillator in XT1-mode accepts a ceramic resonator or a crystal.
- 3. The cumulative program time must not be exceeded during a block-write operation.





NOTE: Minimum processor frequency is defined by system clock. Flash program or erase operations require a minimum V_{CC} of 2.7 V.

Figure 1. Frequency vs Supply Voltage

1 2 3 V_{CC} – Supply Voltage – V

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

supply current (into V_{CC}) excluding external current

0

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT	
		$T_A = -40^{\circ}\text{C} + 85^{\circ}\text{C},$ $f_{MCLK} = f_{(SMCLK)} = 1 \text{ MHz},$	V _{CC} = 2.2 V	200	250	μΑ
I(AM)	Active mode	f(ACLK) = 32,768 Hz, Program executes in Flash	V _{CC} = 3 V	300	350	μΛ
,		$T_A = -40^{\circ}C + 85^{\circ}C$,	V _{CC} = 2.2 V	3	5	
		f(MCLK) = f(SMCLK) = f(ACLK) = 4096 Hz, Program executes in Flash	VCC = 3 V	11	18	μA
I am a manage de (I DMO)	$T_A = -40^{\circ}\text{C} + 85^{\circ}\text{C},$		32	45		
I(CPUOff)	PUOff) Low-power mode, (LPM0)	f(MCLK) = 0, $f(SMCLK) = 1$ MHz, f(ACLK) = 32,768 Hz	V _{CC} = 3 V	55	70	μA
Laurana de (LDMO)	$T_A = -40^{\circ}C + 85^{\circ}C$	V _{CC} = 2.2 V	11	14		
I(LPM2)	Low-power mode, (LPM2)	f(MCLK) = f(SMCLK) = 0 MHz, f(ACLK) = 32,768 Hz, SCG0 = 0	V _{CC} = 3 V	17	22	μA
		$T_A = -40$ °C		0.8	1.2	μΑ
		T _A = 25°C	V _{CC} = 2.2 V	0.7	1	
I	Low navier made (LDM2)	T _A = 85°C		1.6	2.3	
I(LPM3)	Low-power mode, (LPM3)	$T_A = -40$ °C		1.8	2.2	μА
		T _A = 25°C	VCC = 3 V	1.6	1.9	
	T _A = 85°C		2.3	3.4		
		$T_A = -40$ °C		0.1	0.5	
l(LPM4)	Low-power mode, (LPM4)	T _A = 25°C	$V_{CC} = 2.2 \text{ V/3 V}$	0.1	0.5	μΑ
•		T _A = 85°C	1	0.8	1.9	

NOTE 4: All inputs are tied to 0 V or $V_{\hbox{\footnotesize{CC}}}$. Outputs do not source or sink any current.



SLAS361B - JANUARY 2002 - REVISED MARCH 2003

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

current consumption of active mode versus system frequency

 $I_{AM} = I_{AM[1 \text{ MHz}]} \times f_{system} [MHz]$

current consumption of active mode versus supply voltage

 $I_{AM} = I_{AM[3\ V]} + 120\ \mu A/V \times (V_{CC} - 3\ V)$

Schmitt-trigger inputs Port P1 to Port P3; P1.0 to P1.7, P2.0 to P2.5, P3.0 to P3.7

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
V _{IT+}	Desitive resides in sust three held veltages	V _{CC} = 2.2 V	1.1	1.5	.,
	Positive-going input threshold voltage	VCC = 3 V	1.5	1.9	٧
\/	Negative-going input threshold voltage	V _{CC} = 2.2 V	0.4	0.9	.,
V _{IT} –		VCC = 3 V	0.9	1.3	٧
٧.	Input voltage hystorosis (Vi- Vi- V	$V_{CC} = 2.2 \text{ V}$	0.3	1.1	V
V _{hys}	Input voltage hysteresis, (V _{IT+} – V _{IT-})	V _{CC} = 3 V	0.5	1	V

outputs Port 1 to P3; P1.0 to P1.7, P2.0 to P2.5, P3.0 to P3.7

•	PARAMETER	TEST	CONDITIONS		MIN	TYP MAX	UNIT
		$I_{(OHmax)} = -1.5 \text{ mA}$.,	See Note 1	V _{CC} -0.25	Vcc	
VOH High-level of	LPak laval autout valtana	$I_{(OHmax)} = -6 \text{ mA}$	$V_{CC} = 2.2 \text{ V}$	See Note 2	V _{CC} -0.6	Vcc	.,
	High-level output voltage	$I_{(OHmax)} = -1.5 \text{ mA}$		See Note 1	V _{CC} -0.25	Vcc	V
		$I_{(OHmax)} = -6 \text{ mA}$	VCC = 3 V	See Note 2	V _{CC} -0.6	Vcc	
		$I_{(OLmax)} = 1.5 \text{ mA}$	V 0.0V	See Note 1	Vss	V _{SS} +0.25	
.,	Law law law and a set of the second	I _(OLmax) = 6 mA	$V_{CC} = 2.2 \text{ V}$	See Note 2	Vss	V _{SS} +0.6	
VOL	h de la companya de	$I_{(OLmax)} = 1.5 \text{ mA}$	V 2V	See Note 1	VSS	V _{SS} +0.25	V
		I _(OLmax) = 6 mA	VCC = 3 V	See Note 2	VSS	V _{SS} +0.6	

NOTES: 1. The maximum total current, I_{OHmax} and I_{OLmax}, for all outputs combined, should not exceed ±12 mA to hold the maximum voltage drop specified.




^{2.} The maximum total current, IOHmax and IOLmax, for all outputs combined, should not exceed ±48 mA to hold the maximum voltage drop specified.


electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

outputs - Ports P1, P2, and P3 (see Note 11)

TYPICAL LOW-LEVEL OUTPUT CURRENT vs LOW-LEVEL OUTPUT VOLTAGE




TYPICAL HIGH-LEVEL OUTPUT CURRENT vs



NOTE 3: Only one output is loaded at a time.

TYPICAL LOW-LEVEL OUTPUT CURRENT vs LOW-LEVEL OUTPUT VOLTAGE



TYPICAL HIGH-LEVEL OUTPUT CURRENT vs




Figure 5



SLAS361B - JANUARY 2002 - REVISED MARCH 2003

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

leakage current

	PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	UNIT
llkg(Px.x)		Port P1: P1.x, $0 \le x \le 7$ (see Notes 1 and 2)	2.2 V/3 V			±50	
		Port P2: P2.x, $0 \le \times \le 5$ (see Notes 1 and 2)	2.2 V/3 V			±50	nA

NOTES: 1. The leakage current is measured with VSS or VCC applied to the corresponding pin(s), unless otherwise noted.

2. The leakage of the digital port pins is measured individually. The port pin must be selected for input and there must be no optional pullup or pulldown resistor.

inputs Px.x, TAx

	PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	UNIT
			2.2 V/3 V	1.5			cycle
t(int)	External interrupt timing	Port P1, P2: P1.x to P2.x, External trigger signal for the interrupt flag, (see Note 1)	2.2 V	62			
		To the interrupt hag, (see Note 1)	3 V	50			ns
	Timer_A, capture timing	TA0, TA1, TA2 (see Note 2)	2.2 V/3 V	1.5			cycle
t(cap)			2.2 V	62			
			3 V	50			ns
4	Timer_A clock frequency	TACLK INCLKA	2.2 V			8	MI I-
f(TAext)	externally applied to pin	TACLK, INCLK $t_{(H)} = t_{(L)}$	3 V			10	MHz
,	Times A alask francisco		2.2 V			8	N41.1-
f(TAint)	Timer_A clock frequency	SMCLK or ACLK signal selected	3 V			10	MHz

NOTES: 1. The external signal sets the interrupt flag every time the minimum t_(int) cycle and time parameters are met. It may be set even with trigger signals shorter than t_(int). Both the cycle and timing specifications must be met to ensure the flag is set. t_(int) is measured in MCLK cycles.

The external capture signal triggers the capture event every time the mimimum t_(Cap) cycle and time parameters are met. A capture
may be triggered with capture signals even shorter than t_(Cap). Both the cycle and timing specifications must be met to ensure a
correct capture of the 16-bit timer value and to ensure the flag is set.

USART (see Note 1)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _(τ)	(7) USART: dealitch time	V _{CC} = 2.2 V	200	430	800	no
	(t) USART: degition time	V _{CC} = 3 V	150	280	500	ns

NOTE 1: The signal applied to the USART receive signal/terminal (URXD) should meet the timing requirements of t_(τ) to ensure that the URXS flip-flop is set. The URXS flip-flop is set with negative pulses meeting the minimum-timing condition of t_(τ). The operating conditions to set the flag must be met independently from this timing constraint. The deglitch circuitry is active only on negative transitions on the URXD line.



SLAS361B - JANUARY 2002 - REVISED MARCH 2003

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

outputs P1.x, P2.x, P3.x, TAx

P	ARAMETER	TEST	CONDITIONS	VCC	MIN	TYP	MAX	UNIT
f(P20)		P2.0/ACLK,	C _L = 20 pF	2.2 V/3 V			fSystem	
f(TAx)	Output frequency		C _L = 20 pF, CLK signal applied (see Note 1)	2.2 V/3 V	dc		fSystem	MHz
			fSMCLK = fLFXT1 = fXT1		40%		60%	
	P1.4/SMCLK,	fSMCLK = fLFXT1 = fLF	2.2 V/3 V	35%		65%		
	Duty cycle of O/P frequency	C _L = 20 pF	fSMCLK = fLFXT1/n		50%– 15 ns	50%	50%+ 15 ns	
^t (Xdc)			fSMCLK = fDCOCLK	2.2 V/3 V	50%– 15 ns	50%	50%+ 15 ns	
		P2 0/ACLK	$f_{P20} = f_{LFXT1} = f_{XT1}$		40%		60%	
			f _{P20} = f _{LFXT1} = f _{LF}	2.2 V/3 V	30%		70%	
		f _{P20} = f _{LFXT1/n}			50%	·		
t(TAdc)		TA0, TA1, TA2,	C _L = 20 pF, Duty cycle = 50%	2.2 V/3 V		0	±50	ns

NOTE 1: The limits of the system clock MCLK has to be met. MCLK and SMCLK can have different frequencies.

RAM

	PARAMETER	MIN	NOM	MAX	UNIT
V(RAMh)	CPU halted (see Note 1)	1.6			V

NOTE 1: This parameter defines the minimum supply voltage V_{CC} when the data in the program memory RAM remains unchanged. No program execution should happen during this supply voltage condition.

POR brownout, reset (see Notes 1 and 2)

PARAMETER		TEST CONDITIONS		TYP	MAX	UNIT
td(BOR)					2000	μs
VCC(start)		$dV_{CC}/dt \le 3 V/s$	0.	7 × V(B_IT	-)	V
V _(B_IT-)	Brownout	$dV_{CC}/dt \le 3 V/s$			1.71	V
V _{hys(B_IT-)}		$dVCC/dt \le 3 V/s$	70	130	180	mV
t(reset)		Pulse length needed at RST/NMI pin to accepted reset internally, V _{CC} = 2.2 V/3 V	2			μs

NOTES: 1. The current consumption of the brown-out module is already included in the I_{CC} current consumption data.

During power up, the CPU begins code execution following a period of t_d(BOR) after V_{CC} = V(B_IT-) + V_{hys}(B_IT-).
 The default DCO settings must not be changed until V_{CC} ≥ V_{CC}(min). See the MSP430x1xx Family User's Guide for more information on the brownout circuit.



electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)




Figure 6. POR/Brownout Reset (BOR) vs Supply Voltage




Figure 7. $V_{CC(min)}$ Level With a Square Voltage Drop to Generate a POR/Brownout Signal




Figure 8. V_{CC(min)} Level With a Triangle Voltage Drop to Generate a POR/Brownout Signal

SLAS361B - JANUARY 2002 - REVISED MARCH 2003

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

crystal oscillator, LFXT1

	PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	UNIT
C _(XIN)		XTS=0; LF mode selected	2.2 V / 3 V	12			
	Input capacitance	XTS=1; XT1 mode selected (see Note 1)	2.2 V / 3 V		2		pF
C (1) (2) (3)	Output conscitones	XTS=0; LF mode selected	2.2 V / 3 V		12		~F
C(XOUT)	Output capacitance	XTS=1; XT1 mode selected (see Note 1)	2.2 V / 3 V		2		pF

NOTE 1: Requires external capacitors at both terminals. Values are specified by crystal manufacturers.

DCO

PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	UNIT
.	D . 0 DCO 2 MOD 0 DCOD 0 T: 050C	2.2 V	0.08	0.12	0.15	N 41 1-
f(DCO03)	$R_{Sel} = 0$, DCO = 3, MOD = 0, DCOR = 0, $T_A = 25$ °C	3 V	0.08	0.13	0.16	MHz
6	$R_{Sel} = 1$, DCO = 3, MOD = 0, DCOR = 0, $T_A = 25^{\circ}C$	2.2 V	0.14	0.19	0.23	MHz
f(DCO13)	R _{Sel} = 1, DCO = 3, MOD = 0, DCOR = 0, 1A = 23 C	3 V	0.14	0.18	0.22	IVITIZ
f(DCO23)	$R_{Sel} = 2$, DCO = 3, MOD = 0, DCOR = 0, $T_A = 25$ °C	2.2 V	0.22	0.3	0.36	MHz
1(DCO23)	Nge = 2, 200 = 0, MOD = 0, 200 N = 0,	3 V	0.22	0.28	0.34	IVII IZ
fraccos	$R_{Sel} = 3$, DCO = 3, MOD = 0, DCOR = 0, $T_A = 25$ °C	2.2 V	0.37	0.49	0.59	MHz
f(DCO33)	NSe = 3, BOO = 3, MOD = 0, BOOK = 0, 1A = 23 0	3 V	0.37	0.47	0.56	
frace (e)	R _{Sel} = 4, DCO = 3, MOD = 0, DCOR = 0, T _A = 25°C	2.2 V	0.61	0.77	0.93	MHz
f(DCO43)	N _{Sel} = 4, DOO = 3, MOD = 0, DOOK = 0, 1A = 23 C	3 V	0.61	0.75	0.9	IVII IZ
fraces.	B 5 DCO - 2 MOD - 0 DCOB - 0 T 25°C	2.2 V	1	1.2	1.5	MHz
f(DCO53)	$R_{Sel} = 5$, DCO = 3, MOD = 0, DCOR = 0, $T_A = 25$ °C	3 V	1	1.3	1.5	IVITIZ
fraces	R _{Sel} = 6, DCO = 3, MOD = 0, DCOR = 0, T _A = 25°C	2.2 V	1.6	1.9	2.2	MHz
f(DCO63)	K _{SE} = 6, DCO = 3, MOD = 0, DCOK = 0, TA = 25 C	3 V	1.69	2	2.29	IVITIZ
f ·	D 7 DOO 0 MOD 0 DOOD 0 T 0500	2.2 V	2.4	2.9	3.4	MHz
f(DCO73)	$R_{sel} = 7$, DCO = 3, MOD = 0, DCOR = 0, $T_A = 25$ °C	3 V	2.7	3.2	3.65	IVITIZ
,	D 7 DOO 7 MOD 0 DOOD 0 T 0500	2.2 V	4	4.5	4.9	P.41.1-
f(DCO77)	$R_{Sel} = 7$, DCO = 7, MOD = 0, DCOR = 0, $T_A = 25$ °C	3 V	4.4	4.9	5.4	MHz
f(DCO47)	R _{Sel} = 4, DCO = 7, MOD = 0, DCOR = 0, T _A = 25°C	2.2 V/3 V	F _{DCO40} x1.7	FDCO40 x2.1	F _{DCO40} x2.5	MHz
S _(Rsel)	S _R = f _{Rsel+1} /f _{Rsel}	2.2 V/3 V	1.35	1.65	2	
S _(DCO)	S _{DCO} = f _{DCO+1} /f _{DCO}	2.2 V/3 V	1.07	1.12	1.16	ratio
	T	2.2 V	-0.31	-0.36	-0.4	0
D _t	Temperature drift, R _{sel} = 4, DCO = 3, MOD = 0 (see Note 1)	3 V	-0.33	-0.38	-0.43	%/°C
D _V	Drift with V _{CC} variation, R _{Sel} = 4, DCO = 3, MOD = 0 (see Note 1)	2.2 V/3 V			±5	%/V

NOTES: 1. These parameters are not production tested.



electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)




Figure 9. DCO Characteristics

principle characteristics of the DCO

- Individual devices have a minimum and maximum operation frequency. The specified parameters for f_{DCOx0} to f_{DCOx7} are valid for all devices.
- The DCO control bits DCO0, DCO1 and DCO2 have a step size as defined in parameter S_{DCO}.
- The modulation control bits MOD0 to MOD4 select how often f_{DCO+1} is used within the period of 32 DCOCLK cycles. f_{DCO} is used for the remaining cycles. The frequency is an average = $f_{DCO} \times (2^{MOD/32})$.
- All ranges selected by R_{sel(n)} overlap with R_{sel(n+1)}: R_{sel0} overlaps with R_{sel1}, ... R_{sel6} overlaps with R_{sel7}.

wake-up from lower power modes (LPMx)

PARAMETER		TEST CO	TEST CONDITIONS		TYP	MAX	UNIT
t(LPM0)		V _{CC} = 2.2 V/3 V			100		
t(LPM2)		V _{CC} = 2.2 V/3 V			100		ns
		f(MCLK) = 1 MHz,	V _{CC} = 2.2 V/3 V			6	
t(LPM3)	Delevities (see Nets 4)	f(MCLK) = 2 MHz,	V _{CC} = 2.2 V/3 V			6	μs
, ,	Delay time (see Note 1)	f(MCLK) = 3 MHz,	$V_{CC} = 2.2 \text{ V/3 V}$			6	
[†] (LPM4)		f(MCLK) = 1 MHz,	V _{CC} = 2.2 V/3 V			6	
		f(MCLK) = 2 MHz,	V _{CC} = 2.2 V/3 V			6	μs
		f(MCLK) = 3 MHz,	$V_{CC} = 2.2 \text{ V/3 V}$			6	

NOTE 1: Parameter applicable only if DCOCLK is used for MCLK.



SLAS361B - JANUARY 2002 - REVISED MARCH 2003

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

10-bit ADC, power supply, and input range conditions (see Note 1)

P/	ARAMETER	TEST CONDITIONS	3	MIN	NOM	MAX	UNIT
Vcc	Analog supply voltage	V _{SS} = 0 V		2.2		3.6	V
Voca	Positive built-in reference	REF2_5 V = 1 for 2.5 V built-in reference REF2_5 V = 0 for 1.5 V built-in	3 V	2.35	2.5	2.65	V
V _{REF+}	voltage output	reference VREF+ \leq (VREF+)\text{max}	2.2 V/3 V	1.41	1.5	1.59	v
lvref+	Load current out of VREF+		2.2 V			±0.5	mA
'VKEF+	terminal		3 V			±1	111/3
		IVREF+ = $500 \mu A \pm 100 \mu A$ Analog input voltage ~0.75 V;	2.2 V			±2	LSB
I _{L(VREF)+} †	Load-current regulation	REF2_5 V = 0	3 V			±2	
L(VIXLI)+	V _{REF+} terminal	IVREF+ = 500 µA ±100 µA Analog input voltage ~1.25 V; REF2_5 V = 1	3 V			±2	LSB
	Load current regulation	IVREF+ =100 μ A \rightarrow 900 μ A,	ADC10SR = 0			400	ns
^t (VREF) + [‡]	V _{REF+} terminal	VCC=3 V, ax ~0.5 x V _{REF+} Error of conversion result ≤ 1 LSB				2	μs
V _{eREF+}	Positive external reference voltage input	V _{eREF+} > V _{REF-} /V _{eREF-} (see Note 2)		1.4		VCC	V
V _{REF-} /V _{eREF-}	Negative external reference voltage input	VeREF+ > VREF_/VeREF_ (see Note	e 3)	0		1.2	V
(V _{eREF+} - V _{REF-/} V _{eREF-})	Differential external reference voltage input	VeREF+ > VREF_/VeREF_ (see Note	e 4)	1.4		VCC	V
V(Px.x/Ax)	Analog input voltage range (see Note 5)	All Ax terminals. Analog inputs select ADC10AE register and PxSel.x=1 VSS ≤ VPx.x/Ax ≤ VCC	ed in	0		VCC	V
Lancia	Operating supply current into V _{CC} terminal	fADC10CLK = 5 MHz ADC10ON = 1, REFON = 0	2.2 V		0.52	1.05	mA
I _{ADC10}	(see Note 6)	t(sample) = 8xADC10CLK, ADC10DIV=0	3 V		0.6	1.2	IIIA
I _{REF}	Supply current for reference without reference buffer (see Note 7)	fADC10CLK = 5 MHz ADC10ON = 0, REFON = 1, REF2_5V = x	2.2 V/3 V		0.25	0.4	mA
1	Supply current for	fADC10CLK = 5 MHz	ADC10SR = 0		1.1	1.4	A
IREFB	reference buffer (see Note 7)	ADC10ON = 0, REFON = 1, REF2_5V = 0	ADC10SR = 1		0.46	0.55	mA

[†] Not production tested, limits characterized

- NOTES: 1. The leakage current is defined in the leakage current table with Px.x/Ax parameter.
 - 2. The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced accuracy requirements.
 - 3. The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced accuracy requirements.
 - 4. The accuracy limits minimum external differential reference voltage. Lower differential reference voltage levels may be applied with reduced accuracy requirements.
 - 5. The analog input voltage range must be within the selected reference voltage range V_{R+} to V_{R-} for valid conversion results.
 - 6. The internal reference supply current is not included in current consumption parameter I_{ADC10}.
 - 7. The internal reference current is supplied via terminal V_{CC}. Consumption is independent of the ADC10ON control bit, unless a conversion is active. The REFON bit enables to settle the built-in reference before starting an A/D conversion.



[‡] Not production tested, limits verified by design

SLAS361B - JANUARY 2002 - REVISED MARCH 2003

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

10-bit ADC, reference parameters

PAI	RAMETER	TEST CONDITIONS		MIN	NOM	MAX	UNIT
I _{VeREF+}	Static input current (see Note 1)	0 V ≤VeREF+ ≤ VCC	2.2 V/3 V			±1	μΑ
IVREF-/VeREF-	Static input current (see Note 1)	0 V ≤ V _{eREF} - ≤ V _{CC}	2.2 V/3 V			±1	μΑ
C _{VREF+}	Capacitance at pin VREF+ (see Note 2)	REFOUT = 1, I _{VREF+} ≤±1 mA	2.2 V/3 V			100	pF
C _i ‡	Input capacitance (see Note 3)	Only one terminal can be selected at one time	2.2 V			27	pF
z _i ‡	Input MUX ON resistance(see Note 3)	$0 \text{ V} \leq V_{AX} \leq V_{CC}$	3 V			2000	Ω
T _{REF+} †	Temperature coefficient of built-in reference	I_{VREF} + is a constant in the range of 0 mA $\leq I_{VREF}$ + \leq 1 mA	2.2 V/3 V			±100	ppm/°C

[†] Not production tested, limits characterized

NOTES: 1. The external reference is used during conversion to charge and discharge the capacitance array. The dynamic impedance should follow the recommendations on analog-source impedance to allow the charge to settle for 10-bit accuracy.

- 2. The capacitance applied to the internal buffer operational amplifier, if switched to terminal P2.4/TA2/A4/V_{REF+} (REFOUT=1), must be limited; the reference buffer may become unstable otherwise.
- 3. The input capacitance is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 10-bit accuracy. All INL and DNL tests use capacitors between pins V_{CC} and V_{SS}: 10-µF tantalum and 100-nF ceramic.



[‡] Not production tested, limits verified by design

SLAS361B - JANUARY 2002 - REVISED MARCH 2003

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

10-bit ADC, timing parameters

P	ARAMETER	TEST CONDITION	NS		MIN	NOM	MAX	UNIT
	Settle time of internal reference voltage and	I _{VREF+} = 0.5 mA, V _{REF+} = 1.5 V, V _{CC} = 3.6 V, REFON 0 -> 1					30	μs
tREF(ON)†	V _{REF+}	IVREF+ = 0.5 mA,	ADC108	SR = 0			0.8	
	(see Note 1)	$V_{REF+} = 1.5 \text{ V}, V_{CC} = 2.2 \text{ V},$ REFON = 1	ADC108	SR = 1			2.5	μs
	Error of conversion result ADC10SR		SR = 0	0.450		6.3	N.41.1-	
f(ADC10CLK)	C10CLK) ≤1 LSB ADC10SR = 1		SR = 1	0.450		1.5	MHz	
f(ADC10OSC)		ADC10DIV=0 [f(ADC10CLK) =f(ADC10OSC)]		2.2 V/ 3 V	3.7		6.3	MHz
	Conversion time	Internal oscillator, fOSC = 3.7 MHz to 6.3 MHz		2.2 V/ 3 V	2.06		3.51	μs
^t CONVERT	Conversion time	$ \begin{array}{l} V_{CC(min)} \leq V_{CC} \leq V_{CC(max)}, \\ \text{External } f_{ADC10CLK} \text{ from ACLK} \\ \text{SMCLK: ADC10SSEL} \neq 0 \end{array} $	/CC(min) ≤ V _{CC} ≤ V _{CC} (max), External f _{ADC10CLK} from ACLK or MCLK or			13×ADC10DIV× 1/fADC10CLK		μs
tADC10ON [‡]	Settle time of the ADC	$V_{CC(min)} \le V_{CC} \le V_{CC(max)}$ (see Note 2)					100	ns
to t	Sampling time	$V_{CC(min)} \le V_{CC} \le V_{CC(max)}$ $R_{i(source)} = 400 \Omega$, $Z_i = 2000 \Omega$,		3 V	1400			ns
^t Sample [‡]	Sampling lime	$R_i(\text{source}) = 400 \Omega_i$, $Z_i = 2000 \Omega_i$, $C_i = 20 \text{ pF}$, (see Note 3)	2.2 V see Note 3)		1400			115

[†] Not production tested, limits characterized

NOTES: 1. The condition is that the error in a conversion started after $t_{REF(ON)}$ is less than ± 0.5 LSB.

3. Eight Tau (τ) are needed to get an error of less than ± 0.5 LSB.

tSample = 8 x (Ri + Zi) x Ci+ 800 ns @ ADC10SR = 0

t_{Sample} = 8 x (Ri + Zi) x Ci+ 2.5 μs @ ADC10SR = 1



[‡] Not production tested, limits verified by design

^{2.} The condition is that the error in a conversion started after t_{ADC10ON} is less than ±0.5 LSB. The reference and input signal are already settled.

SLAS361B - JANUARY 2002 - REVISED MARCH 2003

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

10-bit ADC, linearity parameters

	PARAMETER	TEST CONDITIONS		MIN NOM	MAX	UNIT
	lata anal lia ao aita a anno	$1.4 \text{ V} \le (\text{V}_{\text{eREF+}} - \text{V}_{\text{REF-}}/\text{V}_{\text{eREF-}}) \text{ min} \le 1.6 \text{ V}$	0.0.1/0.1/		±1	LCD
E(I)	Integral linearity error	$1.6 \text{ V} < [\text{V}_{\text{eREF+}} - \text{V}_{\text{REF-}}/\text{V}_{\text{eREF-}}] \text{ min } \leq [\text{V}_{\text{CC}}]$	2.2 V/3 V		±1	LSB
ED	Differential linearity error	(VeREF+-VREF-VeREF-)min≤(VeREF+-VREF-VeREF-)	2.2 V/3 V		±1	LSB
EO	Offset error	$\label{eq:continuous} $$(V_{eREF+}-V_{REF-})_{min}\leq (V_{eREF+}-V_{REF-}),$$ Internal impedance of source $R_i<100 \ \Omega,$$	2.2 V/3 V	±2	±4	LSB
EG	Gain error	(VeREF+-VREF_VeREF_)min≤(VeREF+-VREF_/VeREF_)	2.2 V/3 V	±1.1	±2	LSB
ET	Total unadjusted error	(VeREF+-VREF-VeREF-)min≤(VeREF+-VREF-VeREF-)	2.2 V/3 V	±2	±5	LSB

10-bit ADC, temperature sensor and built-in Vmid

I	PARAMETER	TEST CONDITIONS		MIN	NOM	MAX	UNIT
	Operating supply current into	V _{REFON} = 0, INCH = 0Ah,	2.2 V		40	120	4
ISENSOR	V _{CC} terminal (see Note 1)	ADC10ON=NA, T _A = 25°C	3 V		60	160	μΑ
\\\\+		ADC10ON = 1, INCH = 0Ah,	2.2 V		986	986±5%	\/
VSENSOR [†]		$T_A = 0^{\circ}C$ 3			986	986±5%	mV
TC		ADC400NL 4 INCLL 0AF	2.2 V		3.55	3.55±3%	>//00
TC _{SENSOR} †		ADC100N = 1, INCH = 0Ah	3 V		3.55	3.55±3%	mV/°C
	Sample time required if channel	ADC10ON = 1, INCH = 0Ah,	2.2 V	30			_
^t SENSOR(sample) [†]	10 is selected (see Note 2)	Error of conversion result ≤ 1 LSB	3 V	30			μs
	Company into dividen et al-annol 44	ADC10ON = 1, INCH = 0Bh,	2.2 V			NA	
IVMID	Current into divider at channel 11	(see Note 3)	3 V			NA	μΑ
V	M. distillation of all and all 44	ADC10ON = 1, INCH = 0Bh,	2.2 V		1.1	1.1±0.04	.,
VMID	V _{CC} divider at channel 11	V _{MID} is ~0.5 x V _{CC}	3 V		1.5	1.5±0.04	V
to	On-time if channel 11 is selected	ADC10ON = 1, INCH = 0Bh,	2.2 V		•	NA	ns
^t ON(VMID)	(see Note 4)	Error of conversion result ≤ 1 LSB	3 V			NA	115

[†] Not production tested, limits characterized

NOTES: 1. The sensor current ISENSOR is consumed if (ADC100N = 1 and V_{REFON}=1), or (ADC100N=1 and INCH=0Ah and sample signal is high). Therefore it includes the constant current through the sensor and the reference.

- 2. The typical equivalent impedance of the sensor is 51 kΩ. The sample time needed is the sensor-on time t_{SENSOR(ON)}
- 3. No additional current is needed. The V_{MID} is used during sampling.
- 4. The on-time ton(VMID) is identical to sampling time to sample; no additional on time is needed.



[‡] Not production tested, limits verified by design

SLAS361B - JANUARY 2002 - REVISED MARCH 2003

electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

JTAG, program memory and fuse

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
	TOK (see see see STAC (see Alexa O)	V _{CC} = 2.2 V	dc		5	NAL 1-
f(TCK)	TCK frequency, JTAG/test (see Note 3)	V _{CC} = 3 V	dc		10	MHz
V _{CC(FB)}	Supply voltage during fuse blow condition	T _A = 25°C	2.5			V
V _(FB)	Fuse blow voltage (see Notes 1 and 2)		6		7	V
I _(FB)	Supply current on TEST during fuse blow (see Note 2)				100	mA
t(FB)	Time to blow the fuse (see Note 2)				1	ms
I(DD-PGM)	Current during program cycle (see Note 4)	$V_{CC} = 2.7 \text{ V}/3.6 \text{ V}$		3	5	mA
I(DD-ERASE)	Current during erase cycle (see Note 4)	$V_{CC} = 2.7 \text{ V}/3.6 \text{ V}$		3	7	mA
+, , , ,	Write/erase cycles		10 ⁴	10 ⁵		
t(retention)	Data retention T _J = 25°C		100			Year

NOTES: 1. The power source to blow the fuse is applied to TEST pin.

- 2. Once the JTAG fuse is blown, no further access to the MSP430 JTAG/test feature is possible. The JTAG block is switched to bypass
- 3. $f_{(TCK)}$ may be restricted to meet the timing requirements of the module selected.
- 4. Duration of the program/erase cycle is determined by f_(FTG) applied to the flash timing controller. It can be calculated as follows:

t(word write) = $35 \times 1/f(FTG)$ t(block write, byte 0) = $30 \times 1/f(FTG)$


t(block write byte 1-63) = $20 \times 1/f(FTG)$

t(block write end sequence) = 6 x 1/f(FTG) t(mass erase) = 5297 x 1/f(FTG)

 $t(segment erase) = 4819 \times 1/f(FTG)$

input/output schematic

Port P1, P1.0 to P1.3, input/output with Schmitt-trigger




NOTE: x = Bit/identifier, 0 to 3 for port P1

PnSel.x	PnDIR.x	DIRECTION CONTROL FROM MODULE	PnOUT.x	MODULE X OUT	PnIN.x	MODULE X IN	PnIE.x	PnIFG.x	PnlES.x
P1Sel.0	P1DIR.0	P1DIR.0	P1OUT.0	ADC10CLK	P1IN.0	TACLK†	P1IE.0	P1IFG.0	P1IES.0
P1Sel.1	P1DIR.1	P1DIR.1	P1OUT.1	Out0 signal [†]	P1IN.1	CCI0A†	P1IE.1	P1IFG.1	P1IES.1
P1Sel.2	P1DIR.2	P1DIR.2	P1OUT.2	Out1 signal [†]	P1IN.2	CCI1A [†]	P1IE.2	P1IFG.2	P1IES.2
P1Sel.3	P1DIR.3	P1DIR.3	P1OUT.3	Out2 signal [†]	P1IN.3	CCI2A [†]	P1IE.3	P1IFG.3	P1IES.3

[†] Signal from or to Timer_A



Port P1, P1.4 to P1.7, input/output with Schmitt-trigger and in-system access features




PnSel.x	PnDIR.x	DIRECTION CONTROL FROM MODULE	PnOUT.x	MODULE X OUT	PnIN.x	MODULE X IN	PnIE.x	PnIFG.x	PnIES.x
P1Sel.4	P1DIR.4	P1DIR.4	P1OUT.4	SMCLK	P1IN.4	unused	P1IE.4	P1IFG.4	P1IES.4
P1Sel.5	P1DIR.5	P1DIR.5	P1OUT.5	Out0 signal [†]	P1IN.5	unused	P1IE.5	P1IFG.5	P1IES.5
P1Sel.6	P1DIR.6	P1DIR.6	P1OUT.6	Out1 signal [†]	P1IN.6	unused	P1IE.6	P1IFG.6	P1IES.6
P1Sel.7	P1DIR.7	P1DIR.7	P1OUT.7	Out2 signal†	P1IN.7	unused	P1IE.7	P1IFG.7	P1IES.7

[†] Signal from or to Timer_A



Port P2, P2.0 to P2.2, input/output with Schmitt-trigger




NOTE: $0 \le x \le 2$

PnSel.x	PnDIR.x	DIRECTION CONTROL FROM MODULE	PnOUT.x	MODULE X OUT	PnIN.x	MODULE X IN	PnIE.x	PnIFG.x	PnIES.x
P2Sel.0	P2DIR.0	P2DIR.0	P2OUT.0	ACLK [†]	P2IN.0	unused	P2IE.0	P2IFG.0	P1IES.0
P2Sel.1	P2DIR.1	P2DIR.1	P2OUT.1	V _{SS}	P2IN.1	INCLK [†]	P2IE.1	P2IFG.1	P1IES.1
P2Sel.2	P2DIR.2	P2DIR.2	P2OUT.2	OUT0 signal [†]	P2IN.2	CCI0B†	P2IE.2	P2IFG.2	P1IES.2

† Timer_A



Port P2, P2.3 to P2.4, input/output with Schmitt-trigger




APPLICATION INFORMATION

Port P2, P2.3 to P2.4, input/output with Schmitt-trigger (continued)

PnSel.x	PnDIR.x	DIRECTION CONTROL FROM MODULE	PnOUT.x	MODULE X OUT	PnIN.x	MODULE X IN	PnIE.x	PnIFG.x	PnIES.x
P2Sel.3	P2DIR.3	P2DIR.3	P2OUT.3	Out1 signal [†]	P2IN.3	CCI1B [†]	P2IE.3	P2IFG.3	P1IES.3
P2Sel.4	P2DIR.4	P2DIR.4	P2OUT.4	Out2 signal†	P2IN.4	Unused	P2IE.4	P2IFG.4	P1IES.4

[†] Timer_A

Port P2, P2.5, input/output with Schmitt-trigger and R_{OSC} function for the Basic Clock Module




PnSel.x	PnDIR.x	DIRECTION CONTROL FROM MODULE	PnOUT.x	MODULE X OUT	PnIN.x	MODULE X IN	PnIE.x	PnIFG.x	PnIES.x
P2Sel.5	P2DIR.5	P2DIR.5	P2OUT.5	V _{SS}	P2IN.5	unused	P2IE.5	P2IFG.5	P2IES.5



APPLICATION INFORMATION

Port P2, unbonded bits P2.6 and P2.7




NOTE: x = Bit/identifier, 6 to 7 for port P2 without external pins

P2Sel.x	P2DIR.x	DIRECTION CONTROL FROM MODULE	P2OUT.x	MODULE X OUT	P2IN.x	MODULE X IN	P2IE.x	P2IFG.x	P2IES.x
P2Sel.6	P2DIR.6	P2DIR.6	P2OUT.6	V _{SS}	P2IN.6	unused	P2IE.6	P2IFG.6	P2IES.6
P2Sel.7	P2DIR.7	P2DIR.7	P2OUT.7	V _{SS}	P2IN.7	unused	P2IE.7	P2IFG.7	P2IES.7

NOTE: Unbonded bits 6 and 7 of port P2 can be used as interrupt flags. Only software can affect the interrupt flags. They work as software interrupts.



port P3, P3.0, P3.6 and P3.7 input/output with Schmitt-trigger




NOTE: x (0,6,7)

PnSel.x	PnDIR.x	Direction Control From Module	PnOUT.x	Module X OUT	PnIN.x	Module X IN
P3Sel.0	P3DIR.0	V _{SS}	P3OUT.0	V _{SS}	P3IN.0	STE0 [†]
P3Sel.6	P3DIR.1	P3DIR.6	P3OUT.6	V _{SS}	P3IN.6	Unused
P3Sel.7	P3DIR.2	P3DIR.7	P3OUT.7	V_{SS}	P3IN.7	Unused


[†]USART0



port P3, P3.1 input/output with Schmitt-trigger




port P3, P3.2, input/output with Schmitt-trigger





port P3, P3.3, input/output with Schmitt-trigger




NOTE: UART mode: The UART clock can only be an input. If UART mode and UART function are selected, the P3.3/UCLK0 is always

an input.

SPI, slave mode: The clock applied to UCLK0 is used to shift data in and out.

SPI, master mode: The clock to shift data in and out is supplied to connected devices on pin P3.3/UCLK0 (in slave mode).

port P3, P3.4, and P3.5 input/output with Schmitt-trigger



PnSel.x	PnDIR.x	DIRECTION CONTROL FROM MODULE	PnOUT.x	MODULE X OUT	PnIN.x	MODULE X IN
P3Sel.4	P3DIR.4	Vcc	P3OUT.4	UTXD0†	P3IN.4	Unused
P3Sel.5	P3DIR.5	V _{SS}	P3OUT.5	V_{SS}	P3IN.5	URXD0 [‡]

[†]Output from USART0 module



[‡] Input to USART0 module

APPLICATION INFORMATION

JTAG fuse check mode

MSP430 devices that have the fuse on the TEST terminal have a fuse check mode that tests the continuity of the fuse the first time the JTAG port is accessed after a power-on reset (POR). When activated, a fuse check current, I_{TF} , of 1 mA at 3 V, 2.5 mA at 5 V can flow from the TEST pin to ground if the fuse is not burned. Care must be taken to avoid accidentally activating the fuse check mode and increasing overall system power consumption.

When the TEST pin is taken back low after a test or programming session, the fuse check mode and sense currents are terminated.

Activation of the fuse check mode occurs with the first negative edge on the TMS pin after power up or if TMS is being held low during power up. The second positive edge on the TMS pin deactivates the fuse check mode. After deactivation, the fuse check mode remains inactive until another POR occurs. After each POR the fuse check mode has the potential to be activated.

The fuse check current will only flow when the fuse check mode is active and the TMS pin is in a low state (see Figure 10). Therefore, the additional current flow can be prevented by holding the TMS pin high (default condition).




Figure 10. Fuse Check Mode Current, MSP430F11x2, MSP430F12x2

The JTAG pins are terminated internally, and therefore do not require external termination.

NOTE:

The CODE and RAM data protection is ensured if the JTAG fuse is blown and the 256-bit bootloader access key is used. Also, see the *bootstrap loader* section for more information.




MECHANICAL DATA

DW (R-PDSO-G**)

16 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013




SLAS361B - JANUARY 2002 - REVISED MARCH 2003

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265