

2x2 LVPECL CROSSPOINT SWITCH

FEATURES

- High Speed 2x2 LVPECL Crosspoint Switch
- LVDS Crosspoint Switch Available in SN65LVCP22
- 50 ps (Typ), of Peak-to-Peak Jitter With PRBS = $2^{23}-1$ Pattern
- Output (Channel-to-Channel) Skew Is 10 ps (Typ), 50 ps (Max)
- Configurable as 2:1 Mux, 1:2 Demux, Repeater or 1:2 Signal Splitter
- Inputs Accept LVDS, LVPECL, and CML Signals
- Fast Switch Time of 1.7 ns (Typ)
- Fast Propagation Delay of 0.75 ns (Typ)
- 16 lead SOIC and TSSOP Packages
- Operating Temperature: -40°C to 85°C

APPLICATIONS


- Gigabit Ethernet Redundant Transmission Paths
- Gigabit Interface Converters (GBICs)
- Fibre Channel Redundant Transmission Paths
- HDTV Video Routing
- Base Stations
- Protection Switching for Serial Backplanes
- Network Switches/Routers
- Optical Networking Line Cards/Switches
- Clock Distribution

DESCRIPTION

The SN65LVCP23 is a 2x2 LVPECL crosspoint switch. The dual channels incorporate wide common-mode (0 V to 4 V) receivers, allowing for the receipt of LVDS, LVPECL, and CML signals. The dual outputs are LVPECL drivers to provide high-speed operation. The SN65LVCP23 provides a single device supporting 2:2 buffering (repeating), 1:2 splitting, 2:1 multiplexing, 2x2 switching, and LVDS/CML to LVPECL level translation on each channel. The flexible operation of the SN65LVCP23 provides a single device to support the redundant serial bus transmission needs (working and protection switching cards) of fault-tolerant switch systems found in optical networking, wireless infrastructure, and data communications systems. TI offers an additional gigabit repeater/translator in the SN65LVDS101.

The SN65LVCP23 uses a fully differential data path to ensure low-noise generation, fast switching times, low pulse width distortion, and low jitter. Output channel-to-channel skew is less than 10 ps (typ) and 50 ps (max) to ensure accurate alignment of outputs in all applications. Both SOIC and TSSOP package options are available.

OUTPUTS OPERATING SIMULTANEOUSLY





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

PACKAGE DESIGNATOR	PART NUMBER(1)	SYMBOLIZATION
SOIC	SN65LVCP23D	LVCP23
TSSOP	SN65LVCP23PW	LVCP23

(1) Add the suffix R for taped and reeled carrier

PACKAGE DISSIPATION RATINGS

PACKAGE	CIRCUIT BOARD MODEL	T _A ≤ 25°C POWER RATING	DERATING FACTOR(1) ABOVE T _A = 25°C	T _A = 85°C POWER RATING
SOIC (D)	High-K(2)	1361 mW	13.9 mW/°C	544 mW
TSSOP (PW)	High-K(2)	1074 mW	10.7 mW/°C	430 mW

(1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

(2) In accordance with the High-K thermal metric definitions of EIA/JESD51-7.


THERMAL CHARACTERISTICS

PARAMETER		TEST CONDITIONS	VALUE	UNITS	
θ _{JB}	Junction-to-board thermal resistance	D	15.7	°C/W	
		PW	22.1	°C/W	
θ _{JC}	Junction-to-case thermal resistance	D	26.1	°C/W	
		PW	17.3	°C/W	
P _D	Device power dissipation	Typical	V _{CC} = 3.3-V, T _A = 25°C, 2 Gbps	165	mW
		Maximum	V _{CC} = 3.6-V, T _A = 85°C, 2 Gbps	234	mW


FUNCTION TABLE

SEL0	SEL1	OUT0	OUT1	FUNCTION
0	0	IN0	IN0	1:2 Splitter
0	1	IN0	IN1	Repeater
1	0	IN1	IN0	Switch
1	1	IN1	IN1	1:2 Splitter

FUNCTIONAL BLOCK DIAGRAM



EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted⁽¹⁾

		UNITS
Supply voltage ⁽²⁾ range, V_{CC}		-0.5 V to 4 V
CMOS/TTL input voltage (ENO, EN1, SEL0, SEL1)		-0.5 V to 4 V
Receiver Input voltage (IN+, IN-)		-0.7 V to 4.3 V
LVPECL driver output voltage (OUT+, OUT-)		-0.5 V to 4 V
Output current	Continuous	50 mA
	Surge	100 mA
Storage temperature range		-65°C to 125°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds		235°C
Continuous power dissipation		See Dissipation Rating Table
Electrostatic discharge	Human body mode ⁽³⁾	All pins ±5 kV
	Charged-device mode ⁽⁴⁾	All pins ±500 V

(1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminals.

(3) Tested in accordance with JEDEC Standard 22, Test Method A114-A.

(4) Tested in accordance with JEDEC Standard 22, Test Method C101.

RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT
Supply voltage, V_{CC}	3	3.3	3.6	V
Receiver input voltage	0		4	V
Junction temperature			125	°C
Operating free-air temperature, T_A ⁽¹⁾	-40		85	°C
Magnitude of differential input voltage $ V_{ID} $	0.1		3	V

(1) Maximum free-air temperature operation is allowed as long as the device maximum junction temperature is not exceeded.

INPUT ELECTRICAL CHARACTERISTICS

over recommended operating conditions unless otherwise noted

PARAMETER	TEST CONDITIONS	MIN	TYP(1)	MAX	UNIT		
CMOS/TTL DC SPECIFICATIONS (EN0, EN1, SEL0, SEL1)							
V _{IH}	High-level input voltage	2		V _{CC}	V		
V _{IL}	Low-level input voltage	GND		0.8	V		
I _{IH}	High-level input current	V _{IN} = 3.6 V or 2.0 V, V _{CC} = 3.6 V		±3	±20	μA	
I _{IL}	Low-level input current	V _{IN} = 0.0 V or 0.8 V, V _{CC} = 3.6 V		±1	±10	μA	
V _{CL}	Input clamp voltage	I _{CL} = -18 mA		-0.8	-1.5	V	
LVPECL OUTPUT SPECIFICATIONS (OUT0, OUT1)							
V _{OH}	Output high voltage ⁽²⁾	See Figure 2		2000	2280	2450	mV
V _{OL}	Output low voltage ⁽²⁾	See Figure 2		1100	1480	1650	mV
V _{OD}	Differential output voltage	R _L = 50 Ω to V _{TT} = V _{CC} - 2.0 V, See Figure 2		600	800	1000	mV
C _O	Differential output capacitance	V _I = 0.4 sin(4E6πt) + 0.5 V		3			pF
RECEIVER DC SPECIFICATIONS (IN0, IN1)							
V _{TH}	Positive-going differential input voltage threshold	See Figure 1 and Table 1		100			mV
V _{TL}	Negative-going differential input voltage threshold	See Figure 1 and Table 1		-100			mV
V _{ID(HYS)}	Differential input voltage hysteresis			25			mV
V _{CMR}	Common-mode voltage range	V _{ID} = 100 mV, V _{CC} = 3.0 V to 3.6 V		0.05	3.95		V
I _{IN}	Input current	V _{IN} = 4 V, V _{CC} = 3.6 V or 0.0		±1	±10		μA
		V _{IN} = 0V, V _{CC} = 3.6V or 0.0		±1	±10		
C _{IN}	Differential input capacitance	V _I = 0.4 sin(4E6πt) + 0.5 V		1			pF
SUPPLY CURRENT							
I _{CCD}	DC supply current	No load		50	65		mA

(1) All typical values are at 25°C and with a 3.3 V supply.

 (2) Outputs are terminated through a 50-Ω resistor to V_{CC} - 2 V; PECL level specifications are referenced to V_{CC} and track 1:1 with variation of V_{CC}.

SWITCHING CHARACTERISTICS

over recommended operating conditions unless otherwise noted

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{SET} Input to SEL setup time	Figure 5	1	0.5		ns
t _{HOLD} Input to SEL hold time	Figure 5	1.1	0.5		ns
t _{SWTCH} SEL to switched output	Figure 5		1.7	2.5	ns
t _{PHKL} Disable time, high-level-to-known LOW	Figure 4		2	2.5	ns
t _{PKLH} Enable time, known LOW-to-high-level output	Figure 4		2	2.5	ns
t _{LHT} Differential output signal rise time (20%–80%)(1)	Figure 3	80	110	220	ps
t _{HLT} Differential output signal fall time (20%–80%)(1)	Figure 3	80	110	220	ps
t _{JIT} LVDS data path peak-to-peak jitter	V _{ID} = 200 mV, 50% duty cycle, V _{CM} = 1.2 V, 650 MHz		15	30	ps
	V _{ID} = 200 mV, PRBS = 2 ²³ -1 data pattern and K28.5 (0011111010), V _{CM} = 1.2 V at 1.3 Gbps		50	100	ps
t _{Jrms} Added random jitter (rms)	V _{ID} = 200 mV, 50% duty cycle, V _{CM} = 1.2 V, 650 MHz		0.3	0.5	psRMS
t _{PLHD} Propagation delay time, low-to-high-level output(1)	V _{CC} = 3.3 V, T _A = 25°C, See Figure 3	400	750	1100	ps
t _{PHLD} Propagation delay time, high-to-low-level output(1)	V _{CC} = 3.3 V, T _A = 25°C, See Figure 3	400	750	1100	ps
t _{skew} Pulse skew (t _{PLHD} - t _{PHLD})(2)	Figure 3		20	100	ps
t _{CCS} Output channel-to-channel skew, splitter mode.	Figure 3		10	50	ps
f _{MAX} Maximum operating frequency(3)		1			GHz


(1) Input: V_{IC} = 1.2 V, V_{ID} = 200 mV, 50% duty cycle, 1 MHz, t_r/t_f = 500 ps

(2) t_{skew} is the magnitude of the time difference between the t_{PLHD} and t_{PHLD} of any output of a single device.

(3) Signal generator conditions: 50% duty cycle, t_r or t_f ≤ 100 ps (10% to 90%), transmitter output criteria: duty cycle = 45% to 55% V_{OD} ≥ 300 mV.

PIN ASSIGNMENTS

**D or PW PACKAGE
(TOP VIEW)**



PARAMETER MEASUREMENT INFORMATION




Figure 1. Voltage and Current Definitions






Figure 2. Typical Termination for LVPECL Output Driver



NOTE: All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \leq 0.25$ ns, pulse-repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ± 10 ns; C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 3. Timing Test Circuit and Waveforms




NOTE: All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \leq 1$ ns, pulse-repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ± 10 ns. C_L includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 4. Enable and Disable Time Circuit and Definitions

Table 1. Receiver Input Voltage Threshold Test

APPLIED VOLTAGES		RESULTING DIFFERENTIAL INPUT VOLTAGE	RESULTING COMMON-MODE INPUT VOLTAGE	OUTPUT
V _{IA}	V _{IB}	V _{ID}	V _{IC}	
1.25 V	1.15 V	100 mV	1.2 V	H
1.15 V	1.25 V	-100 mV	1.2 V	L
4.0 V	3.9 V	100 mV	3.95 V	H
3.9 V	4.0 V	-100 mV	3.95 V	L
0.1 V	0.0 V	100 mV	0.05 V	H
0.0 V	0.1 V	-100 mV	0.05 V	L
1.7 V	0.7 V	1000 mV	1.2 V	H
0.7 V	1.7 V	-1000 mV	1.2 V	L
4.0 V	3.0 V	1000 mV	3.5 V	H
3.0 V	4.0 V	-1000 mV	3.5 V	L
1.0 V	0.0 V	1000 mV	0.5 V	H
0.0 V	1.0 V	-1000 mV	0.5 V	L

H = high level, L = low level



NOTE: t_{SET} and t_{HOLD} times specify that data must be in a stable state before and after mux control switches.

Figure 5. Input to Select for Both Rising and Falling Edge Setup and Hold Times

TYPICAL CHARACTERISTICS




Figure 6




Figure 7




Figure 8




Figure 9




Figure 10




Figure 11




Figure 12




Figure 13




Figure 14




Figure 15

APPLICATION INFORMATION

TYPICAL APPLICATION CIRCUITS (ECL, PECL, LVDS, ETC.)




Figure 16. Low-Voltage Positive Emitter-Coupled Logic (LVPECL)




Figure 17. Current-Mode Logic (CML)




Figure 18. Single-Ended (LVPECL)




Figure 19. Low-Voltage Differential Signaling (LVDS)




Figure 20. 2 x 2 Crosspoint




Figure 21. 1:2 Splitter



Figure 22. Dual Repeater




Figure 23. 2:1 MUX


MECHANICAL DATA

MSOI002B – JANUARY 1995 – REVISED SEPTEMBER 2001

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

8 PINS SHOWN



- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
 - Falls within JEDEC MS-012


MECHANICAL DATA

MTSS001C – JANUARY 1995 – REVISED FEBRUARY 1999

PW (R-PDSO-G)**

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



4040064/F 01/97

- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products & application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265