

### **General Description**

The AAT1151 SwitchReg<sup>™</sup> is a member of Analogic Tech<sup>™</sup>'s Total Power Management<sup>™</sup> IC product family. The step-down switching converter is ideal for applications where high efficiency is required over the full range of the output load conditions. The 2.7 to 5.5V input voltage range makes the AAT1151 ideal for single-cell Lithium Ion/ Polymer battery applications. Capable of more than 700mA with internal MOSFETs, the currentmode controlled IC provides high efficiency using synchronous rectification. Fully integrated compensation simplifies system design and lowers external part count.

The device operates at a fixed 850kHz switching frequency and enters PFM mode for light load current to maintain high efficiency across all load conditions.


The AAT1151 is available in MSOP-8 and 16 pin 3x3mm QFN package rated over -40 to 85°C.

### **Features**

- V<sub>IN</sub> Range 2.7-5.5 Volts
- Up to 95% Efficiency
- High initial accuracy ±1%
- 110 mΩ R<sub>DS(ON)</sub> Internal Switches
- < 1µA Shutdown Current</p>
- 850kHz Switching Frequency
- Fixed  $V_{OUT}$  or Adjustable  $V_{OUT} \ge 1.0V$
- Integrated Power Switches
- Synchronous Rectification
- Current Mode Operation
- Internal Compensation
- Stable with Ceramic Capacitors
- PWM and PFM for optimum efficiency for all load conditions
- Internal Soft Start
- Over-Temperature Protection
- Current Limit Protection
- MSOP-8 and 16 pin QFN 3x3mm Package
- -40 to +85°C Temperature Range

### Applications

- Wireless Notebook Adapters
- Notebook Computers
- Digital Cameras
- Cellular Phones
- MP3 Players
- PDAs
- USB Powered Equipment







# **Pin Descriptions**

| Pin #<br>MSOP-8 QFN33-16 |            | Symbol | Function  |  |  |
|--------------------------|------------|--------|---|--|--|
| 1                        | 4          | FB     | Feedback input pin. This pin is connected to the converter output.<br>It is used to set the output of the converter to regulate to the<br>desired value via an internal resistive divider. For an adjustable<br>output an external resistive divider is connected to this pin on the<br>1V model. |  |  |
| 2                        | 5, 6       | SGND   | Signal Ground. Connect the return of all small signal components to this pin. (see board layout rules)  |  |  |
| 3                        | 7          | EN     | Enable input pin. A logic high enables the converter, a logic low forces the AAT1151 into shutdown mode reducing the supply current to less than $1\mu$ A. The pin should not be left floating.   |  |  |
| 4                        | 9          | VCC    | Bias supply. Supplies power for the internal circuitry. Connect to input power via low pass filter with decoupling to SGND.   |  |  |
| 5                        | 10, 11, 12 | VP     | Input Supply Voltage for the converter power stage. Must be closely decoupled to PGND.  |  |  |
| 6, 7                     | 13, 14, 15 | LX     | Connect inductor to these pins. Switching node internally connected to the drain of both high and low-side MOSFETs.   |  |  |
| 8                        | 1, 2, 3    | PGND   | Main power ground return pin. Connect to the output and input capacitor return. (see board layout rules)  |  |  |
|                          | 8, 16      | n/c    | Not internally connected.   |  |  |


# **Pin Configuration**

MSOP-8 (Top view)





QFN33-16





### Absolute Maximum Ratings<sup>1</sup>

| Symbol                           | Description                             | Value                        | Units |
|----------------------------------|---|------------------------------|-------|
| V <sub>CC</sub> , V <sub>P</sub> | V <sub>CC</sub> , V <sub>P</sub> to GND | 6                            | V     |
| V <sub>LX</sub>                  | LX to GND                               | -0.3 to V <sub>P</sub> +0.3  | V     |
| V <sub>FB</sub>                  | FB to GND                               | -0.3 to V <sub>CC</sub> +0.3 | V     |
| V <sub>EN</sub>                  | EN to GND                               | -0.3 to 6                    | V     |
| TJ                               | Operating Junction Temperature Range    | -40 to 150                   | °C    |
| V <sub>ESD</sub>                 | ESD Rating <sup>2</sup> - HBM           | 3000                         | V     |

Notes:

1: Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional operation at conditions other than the operating conditions specified is not implied. Only one Absolute Maximum rating should be applied at any one time. 2: Human body model is a 100pF capacitor discharged through a 1.5K resistor into each pin.

## **Thermal Characteristics**

| Symbol         | Description   | Value | Units |
|----------------|---|-------|-------|
| $\Theta_{JA}$  | Thermal Resistance (MSOP-8) <sup>2</sup>                                    | 150   | °C/W  |
| P <sub>D</sub> | Maximum Power Dissipation (MSOP-8) (T <sub>A</sub> = 25°C) <sup>2,3</sup>   | 667   | mW    |
| $\Theta_{JA}$  | Thermal Resistance (QFN33-16) <sup>2</sup>                                  | 50    | °C/W  |
| P <sub>D</sub> | Maximum Power Dissipation (QFN33-16) (T <sub>A</sub> = 25°C) <sup>2,4</sup> | 2.0   | W     |

Note 2: Mounted on a demo board.

Note 3: Derate 6.7mW/°C above 25°C.

Note 4: Derate 20mW/°C above 25°C.

# **Recommended Operating Conditions**

| Symbol | Description               | Value     | Units |  |
|--------|---------------------------|-----------|-------|--|
| Т      | Ambient Temperature Range | -40 to 85 | °C    |  |



### **Electrical Characteristics**<sup>1</sup>

 $\overline{(V_{IN} = V_{CC} = V_P = 5V, T_A = -40 \text{ to } 85^{\circ}C}$  unless otherwise noted. Typical values are at  $T_A = 25^{\circ}C$ )


| Symbol                                     | Description                      | Conditions   | Min  | Тур  | Мах  | Units |
|--|----------------------------------|--|------|------|------|-------|
| V <sub>IN</sub>                            | Input Voltage Range              |  | 2.7  |      | 5.5  | V     |
| V <sub>OUT</sub>                           | Output Voltage Tolerance         | $V_{IN} = V_{OUT} + 0.2 \text{ to } 5.5 \text{V},$<br>$I_{OUT} = 0 \text{ to } 700 \text{ mA}$ | -3.0 |      | +3.0 | %     |
| V <sub>UVLO</sub>                          | Under Voltage Lockout            | V <sub>IN</sub> Rising   |      |      | 2.5  | V     |
| V UVLO                                     | Sinder voltage Lockout           | V <sub>IN</sub> Falling  | 1.2  |      |      | V     |
| V <sub>UVLO(HYS)</sub>                     | Under Voltage Lockout Hysteresis |  |      | 250  |      | mV    |
| I <sub>IL</sub>                            | Input Low Current                | $V_{IN} = V_{FB} = 5.5V$   |      |      | 1.0  | μA    |
| I <sub>IH</sub>                            | Input High Current               | $V_{IN} = V_{FB} = 0 V$  |      |      | 1.0  | μA    |
| Ι <sub>Q</sub>                             | Quiescent Supply Current         | No Load, $V_{FB} = 0 V$ , $V_{IN} = 4.2V$<br>$T_A = 25^{\circ}C$                               |      | 210  | 300  | μA    |
| I <sub>SHDN</sub>                          | Shutdown Current                 | V <sub>EN</sub> = 0 V, V <sub>IN</sub> = 5.5V  |      |      | 1.0  | μA    |
| I <sub>LIM</sub>                           | Current Limit                    | $T_A = 25^{\circ}C$  | 1.2  |      |      | Α     |
| R <sub>DS(ON)H</sub>                       | High Side Switch On Resistance   | $T_A = 25^{\circ}C$  |      | 110  | 150  | mΩ    |
| R <sub>DS(ON)L</sub>                       | Low Side Switch On Resistance    | $T_A = 25^{\circ}C$  |      | 100  | 150  | mΩ    |
| η  | Efficiency                       | I <sub>OUT</sub> = 300mA, V <sub>IN</sub> = 3.5 V  |      | 92   |      | %     |
| $\Delta V_{OUT} (V_{OUT}^* \Delta V_{IN})$ | Load Regulation                  | V <sub>IN</sub> = 4.2V, I <sub>LOAD</sub> = 0 - 700mA  |      | ±0.9 |      | %     |
| $\Delta V_{OUT}/V_{OUT}$                   | Line Regulation                  | V <sub>IN</sub> = 2.7 to 5.5V  |      | ±0.1 |      | %/V   |
| F <sub>osc</sub>                           | Oscillator Frequency             | $T_A = 25^{\circ}C$  | 600  | 850  | 1200 | KHz   |
| V <sub>EN(L)</sub>                         | Enable Threshold Low             |  |      |      | 0.6  | V     |
| V <sub>EN(H)</sub>                         | Enable Threshold High            |  | 1.4  |      |      | V     |
| T <sub>SD</sub>                            | Over Temp Shutdown Threshold     |  |      | 140  |      | °C    |
| T <sub>HYS</sub>                           | Over Temp Shutdown Hysteresis    |  |      | 15   |      | °C    |

Note 1: The AAT1151 is guaranteed to meet performance specification over the -40 to 85°C operating range and are assured by design, characterization and correlation with statistical process controls.




# **Typical Characteristics**


No Load Supply Current vs. Input Voltage




#### Output Voltage vs. Temperature




Switching Frequency vs. Temperature




Frequency vs. Input Voltage



Load and Line Regulation




AAT1151 Efficiency V<sub>ουτ</sub> = 2.5V, L = 4.2μH





### **Typical Characteristics**



1151.2004.08.1.1


Time (200µs/div)

Time (200µs/div)




# **Typical Characteristics**

#### Output Ripple Circuit of Figure 1





### **Functional Block Diagram**



## Operation

### **Control Loop**

The AAT1151 is a peak current mode buck converter. The inner, wide bandwidth loop controls the peak current of the output inductor. The output inductor current is sensed through the P-Channel MOSFET (high side) and is also used for short circuit and overload protection. A fixed slope compensation signal is added to the sensed current to maintain stability. The loop appears as a voltage programmed current source in parallel with the output capacitor.

The voltage error amplifier output programs the current loop for the necessary inductor current to force a constant output voltage for all load and line conditions. The voltage feedback resistive divider is internal, dividing the output voltage to the error amplifier reference voltage of 1.0V. The voltage error amplifier does not have a large DC gain typical of most error amplifiers. This eliminates the need for external compensation components while still providing sufficient DC loop gain for load regulation. The voltage loop crossover frequency and phase margin are set by the output capacitor value only.

### **PFM/PWM Operation**

Light load efficiency is maintained by way of Pulse Frequency Modulation (PFM) control. The AAT1151 PFM control forces the peak inductor current to a minimum level regardless of load demand. At medium to high load demand this has no effect on circuit operation and normal PWM controls take over. PFM reduces the switching frequency at light loads thus reducing the associated switching losses.

### Soft-Start/Enable

Soft start increases the inductor current limit point in discrete steps when the input voltage or enable input is applied. It limits the current surge seen at the input and eliminates output voltage overshoot. The enable input, when pulled low, forces the AAT1151 into a low power non-switching state. The total input current during shutdown is less that  $1\mu$ A.

### **Power and Signal Source**

Separate small signal ground and power supply pins isolate the internal control circuitry from the noise associated with the output MOSFET switching. The low pass filter R1 and C2 in schematic figure 1 filters the noise associated with the power switching.



# Current Limit and Over-temperature Protection

For overload conditions the peak input current is limited. As load impedance decreases and the output voltage falls closer to zero, more power is dissipated internally, raising the device temperature. Thermal protection completely disables switching when internal dissipation becomes excessive, protecting the device from damage. The junction over-temperature threshold is 140°C with 10°C of hysteresis.

#### Inductor

The output inductor is selected to limit the ripple current to some predetermined value, typically 20-40% of the full load current at the maximum input voltage. Manufacturer's specifications list both the inductor DC current rating, which is a thermal limitation, and the peak current rating, which is determined by the saturation characteristics. The inductor should not show any appreciable saturation under all normal load conditions. During over load and transient conditions, the average current in the inductor can meet or exceed the current limit point of the AAT1151. These conditions can tolerate greater saturation in the inductor without degradation in converter performance. Some inductors may meet the peak and average current ratings yet result in excessive losses due to a high DCR. Always consider the losses associated with the DCR and its effect on the total converter efficiency when selecting an inductor.

For a 1.0 Amp load and the ripple set to 40% at the maximum input voltage, the maximum peak to peak ripple current is 280mA. The inductance value required is  $2.84\mu$ H.

$$L = \frac{V_{OUT}}{I_0 \cdot k \cdot F} \cdot \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$
$$= \left(\frac{1.5V}{1A \cdot 0.4 \cdot 850 \text{ kHz}}\right) \cdot \left(1 - \frac{1.5V}{4.2V}\right)$$
$$= 2.84 \mu \text{H}$$

The factor "k" is the fraction of full load selected for the ripple current at the maximum input voltage. For ripple current at 40% of the full load current the peak current at will be 120% of full load. Selecting a standard value of 3.0µH gives 38% ripple current. A 3.0µH inductor selected from the Sumida CDRH5D28 series has a 24 m $\Omega$  DCR and a 2.4A DC current rating. At full load the inductor DC loss is 24mW which amounts to a 1.6% loss in efficiency.

#### **Input Capacitor**

The primary function of the input capacitor is to provide a low impedance loop for the edges of pulsed current drawn by the AAT1151. A low ESR/ESL ceramic capacitor is ideal for this function. To minimize the stray inductance the capacitor should be placed as close as possible to the IC. This keeps the high frequency content of the input current localized; minimizing radiated and conducted EMI while facilitating optimum performance of the AAT1151. Ceramic X5R or X7R capacitors are ideal for this function. The size required will vary depending on the load, output voltage and input voltage source impedance characteristics. A Typical value is around 10µF. The input capacitor RMS current varies with the input voltage and the output voltage. The equation for the RMS current in the input capacitor is:

$$\mathbf{I}_{\text{RMS}} = \mathbf{I}_{\text{O}} \cdot \sqrt{\frac{V_{\text{O}}}{V_{\text{IN}}} \cdot \left(1 - \frac{V_{\text{O}}}{V_{\text{IN}}}\right)}$$

The input capacitor RMS ripple current reaches a maximum when  $V_{\rm IN}$  is two times the output voltage where it is approximately one half of the load current. Losses associated with the input ceramic capacitor are typically minimal and not an issue. The proper placement of the input capacitor can be seen in the reference design layout in figures 2 and 4.

#### **Output Capacitor**

Since there are no external compensation components, the output capacitor has a strong effect on loop stability. Lager output capacitance will reduce the crossover frequency with greater phase margin. For the 1.5V 1A design using the  $4.1\mu$ H inductor, two 22µF capacitors provide a stable output. In



addition to assisting stability, the output capacitor limits the output ripple and provides holdup during large load transitions. The output capacitor rms ripple current is given by


$$I_{\text{RMS}} = \frac{1}{2 \cdot \sqrt{3}} \cdot \frac{V_{\text{OUT}} \cdot (V_{\text{IN}} - V_{\text{OUT}})}{L \cdot F \cdot V_{\text{IN}}}$$

For a ceramic capacitor the ESR is so low that dissipation due to the rms current of the capacitor is not a concern. Tantalum capacitors with sufficiently low ESR to meet output voltage ripple requirements also have an RMS current rating well beyond that actually seen in this application.

#### Layout

Figures 2 through 5 display the suggested PCB layout for the AAT1151. The following guidelines should be used to help insure a proper layout.

- The input capacitor (C1) should connect as closely as possible to V<sub>POWER</sub> (pin 5) and P<sub>GND</sub> (pin 8).
- C2, and L1, should be connected as closely as possible. The connection L1 to the LX node should be as short as possible.
- The feedback trace (pin 1) should be separate from any power trace and connect as closely as possible to the load point. Sensing along a high current load trace will degrade DC load regulation.
- The resistance of the trace from the load return to the PGND (pin 8) should be kept to a minimum. This will help to minimize any error in DC regulation due to differences in the potential of the internal signal ground and the power gnd.
- Low pass filter R1 and C3 provide a cleaner bias source for the AAT1151 active circuitry. C3 should be placed as close as possible to SGND (pin 2) and V<sub>CC</sub> (pin 4). See Figures 2 and 7.








Figure 2: MSOP Evaluation Board Top Layer




Figure 4: QFN Evaluation Board Top Side




Figure 3: MSOP Evaluation Board Bottom Layer




Figure 5: QFN Evaluation Board Bottom Side

#### **Thermal Calculations**

There are two types of losses associated with the AAT1151 output switching MOSFET, switching losses are associated with the  $R_{DS(ON)}$  characteristics of the output switching device. At the full load condition, assuming continuous conduction mode (CCM), a simplified form of the total losses is given by

$$P = \frac{I_0^2 \cdot (R_{DSON(HS)} \cdot V_0 + R_{DSON(LS)} \cdot (V_{IN} \cdot V_0))}{V_{IN}}$$
$$+ (t_{SW} \cdot F \cdot I_0 \cdot V_{IN} + I_0) \cdot V_{IN}$$

where  $I_q$  is the AAT1151 quiescent current.

Once the total losses have been determined the junction temperature can be derived from the  $\theta_{JA}$  for the MSOP-8 package.

$$\mathsf{T}_{\mathsf{J}} = \mathsf{P} \cdot \theta_{\mathsf{J}\mathsf{A}} + \mathsf{T}_{\mathsf{AMB}}$$

#### Adjustable Output

For applications requiring an output other than the fixed available, the 1V version can be programmed externally. Resistors R3 and R4 of figure 7 force the output to regulate higher than 1 Volt. R4 should be 100 times less than the  $1M\Omega$  internal resistance of the FB pin (recommended  $10k\Omega$ ). Once R4 is selected R3 can be calculated. For a 1.25 Volt output with R4 set to  $10.0k\Omega$ , R3 is  $2.55k\Omega$ .

$$R3 = (V_{\Omega} - 1) \cdot R4 = 0.25 \cdot 10k\Omega = 2.55k\Omega$$







Figure 6: R3 vs.  $V_{OUT}$  for Adjustable Output using the AAT1151-1.0V



C1 Murata 10µF 6.3V X5R GRM42-6X5R106K6.3 C2, C4 MuRata 22µF 6.3V GRM21BR60J226ME39L X5R 0805 L1 Sumida CDRH3D16-3R3 NC

Figure 7: Adjustable Output Schematic



#### Design Example Specifications

 $I_{OUT}~0.7A$   $I_{RIPPLE}~40\%~of~full~load~at~max~V_{IN}$   $V_{OUT}~1.5V$   $V_{IN}~~2.7-4.2~V~(3.6V~nominal)$   $F_{S}~850~kHz$   $T_{AMB}=85^{\circ}C$ 

### Maximum input capacitor ripple:

$$I_{\text{RMS}} = I_{\text{O}} \cdot \sqrt{\frac{V_{\text{O}}}{V_{\text{IN}}} \cdot \left(1 - \frac{V_{\text{O}}}{V_{\text{IN}}}\right)} = 0.35 \text{Arms}, V_{\text{IN}} = 2 \times V_{\text{O}}$$

 $\mathsf{P}=\mathsf{esr}\cdot\mathsf{I_{RMS}}^2=5\mathrm{m}\Omega\cdot0.35^2\,\mathsf{A}=0.6\mathrm{mW}$ 

### **Inductor Selection:**

$$L = \frac{V_{OUT}}{I_{O} \cdot k \cdot F} \cdot \left(1 - \frac{V_{OUT}}{V_{IN}}\right) = \frac{1.5V}{0.7A \cdot 0.4 \cdot 850 kHz} \cdot \left(1 - \frac{1.5V}{4.2V}\right) = 4.05 \mu H$$

Select Sumida inductor CDRH3D16  $3.3\mu$ H  $63m\Omega$  1.8 mm height.

$$\Delta I = \frac{V_{O}}{L \cdot F} \cdot \left(1 - \frac{V_{O}}{V_{IN}}\right) = \frac{1.5V}{3.3\mu H \cdot 850 \text{kHz}} \cdot \left(1 - \frac{1.5V}{4.2V}\right) = 340 \text{mA}$$
$$I_{PK} = I_{OUT} + \frac{\Delta I}{2} = 0.7\text{A} + 0.17\text{A} = 0.87\text{A}$$
$$P = I_{O}^{2} \cdot \text{DCR} = (0.7)^{2} \cdot 63 \text{m}\Omega = 31 \text{mW}$$

# Output Capacitor Ripple Current:

$$I_{\text{RMS}} = \frac{1}{2 \cdot \sqrt{3}} \cdot \frac{V_{\text{OUT}} \cdot (V_{\text{IN}} - V_{\text{OUT}})}{L \cdot F \cdot V_{\text{IN}}} = \frac{1}{2 \cdot \sqrt{3}} \cdot \frac{1.5V \cdot (4.2V - 1.5V)}{3.3\mu \text{H} \cdot 850 \text{kHz} \cdot 4.2V} = 99 \text{mArms}$$

 $\text{Pesr} = \text{esr} \cdot \text{I}_{\text{RMS}}^2 = 5\text{m}\Omega \cdot 99^2 \text{ mA} = 50 \mu\text{W}$ 



### AAT1151 dissipation:

$$\mathsf{P}_{\text{TOTAL}} = \frac{\mathsf{I_O}^2 \cdot (\mathsf{R}_{\text{DSON(H)}} \cdot \mathsf{V}_{\text{O}} + \mathsf{R}_{\text{DSON(L)}} \cdot (\mathsf{V}_{\text{IN}} - \mathsf{V}_{\text{O}}))}{\mathsf{V}_{\text{IN}}} + (\mathsf{t}_{\text{sw}} \cdot \mathsf{F} \cdot \mathsf{I}_{\text{O}} + \mathsf{I}_{\text{Q}}) \cdot \mathsf{V}_{\text{IN}}$$

 $=\frac{(0.7A)^2 \cdot (0.2\Omega \cdot 1.5V + 0.187\Omega \cdot (4.2V - 1.5V))}{4.2V} + (20nsec \cdot 850kHz \cdot 0.7A + 0.3mA) \cdot 4.2V = 0.145W$ 

 $T_{J(MAX)} = T_{AMB} + \Theta_{JA} \cdot P_{LOSS} = 85^{\circ}C + 150^{\circ}C/W \cdot 0.145W = 107^{\circ}C \quad (MSOP-8)$  $= 85^{\circ}C + 50^{\circ}C/W \cdot 0.145W = 92^{\circ}C \quad (QFN33-16)$ 

#### **Surface Mount Inductors**

| Manufacturer | Part Number        | Value | Max DC<br>Current | DCR (Ω) | Size (mm)<br>L × W × H | Туре         |
|--------------|--------------------|-------|-------------------|---------|------------------------|--------------|
| TaiyoYuden   | NPO5DB4R7M         | 4.7µH | 1.4A              | .038    | 5.9x6.1x2.8            | Shielded     |
| Toko         | A914BYW-3R5M-D52LC | 3.5µH | 1.34A             | .073    | 5.0x5.0x2.0            | Shielded     |
| Sumida       | CDRH5D28-3R0       | 3.0µH | 2.4A              | .024    | 5.7x5.7x3.0            | Shielded     |
| Sumida       | CDRH5D28-4R2       | 4.2µH | 2.2A              | .031    | 5.7x5.7x3.0            | Shielded     |
| Sumida       | CDRH5D18-4R1       | 4.1µH | 1.95A             | .057    | 5.7x5.7x2.0            | Shielded     |
| MuRata       | LQH55DN4R7M03      | 4.7µH | 2.7A              | .041    | 5.0x5.0x4.7            | Non-Shielded |
| MuRata       | LQH66SN4R7M03      | 4.7µH | 2.2A              | .025    | 6.3x6.3x4.7            | Shielded     |
| MuRata       | CDRH3D16-3R3       | 3.3µH | 1.1A              | .063    | 3.8x3.8x1.8            | Shielded     |

### **Surface Mount Capacitors**

| Manufacturer | Part Number          | Value | Voltage | Temp. Co. | Case |
|--------------|----------------------|-------|---------|-----------|------|
| MuRata       | GRM40 X5R 106K 6.3   | 10µF  | 6.3V    | X5R       | 0805 |
| MuRata       | GRM42-6 X5R 106K 6.3 | 10µF  | 6.3V    | X5R       | 1206 |
| MuRata       | GRM21BR60J226ME39L   | 22µF  | 6.3V    | X5R       | 0805 |
| MuRata       | GRM21BR60J106ME39L   | 10µF  | 6.3V    | X5R       | 0805 |



### **Ordering Information**

| Output Voltage <sup>1</sup>        | Package  | Marking <sup>2</sup> | Part Number (Tape and Reel) |
|------------------------------------|----------|----------------------|-----------------------------|
| 1.0V (Adj V <sub>OUT</sub> ≥ 1.0V) | MSOP-8   | JHXYY                | AAT1151IKS-1.0-T1           |
| 1.0V (Adj V <sub>OUT</sub> ≥ 1.0V) | QFN33-16 | JHXYY                | AAT1151IVN-1.0-T1           |
| 1.8V                               | MSOP-8   | JIXYY                | AAT1151IKS-1.8-T1           |
| 1.8V                               | QFN33-16 | JIXYY                | AAT1151IVN-1.8-T1           |
| 2.5V                               | MSOP-8   | JJXYY                | AAT1151IKS-2.5-T1           |
| 2.5V                               | QFN33-16 | JJXYY                | AAT1151IVN-2.5-T1           |


Notes

1. Contact local sales office for custom options.

2. XYY = assembly and date code.

# Package Information

#### MSOP-8




All dimensions in millimeters.



#### QFN33-16

Side View



All dimensions in millimeters.

AnalogicTech cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in an AnalogicTech product. No circuit patent licenses, copyrights, mask work rights, or other intellectual property rights are implied.

AnalogicTech reserves the right to make changes to their products or specifications or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

AnalogicTech warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with AnalogicTech's standard warranty. Testing and other quality control techniques are utilized to the extent AnalogicTech deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed.

Advanced Analogic Technologies, Inc. 830 E. Arques Avenue, Sunnyvale, CA 94085 Phone (408) 737-4600 Fax (408) 737-4611

