查询au9331供应商

捷多邦,专业PCB打样工厂,24小时加急出货

AU9331 USB Secure Digital Card Reader Technical Reference Manual

Revision 1.2



© 1997-2002 Alcor Micro Corp. All Rights Reserved



Copyright Notice Copyright 1997 - 2002 Alcor Micro Corp. All Rights Reserved.

Trademark Acknowledgements

The company and product names mentioned in this document may be the trademarks or registered trademarks of their manufacturers.

Disclaimer

Alcor Micro Corp. reserves the right to change this product without prior notice. Alcor Micro Corp. makes no warranty for the use of its products and bears no responsibility for any error that appear in this document. Specifications are subject to change without prior notice.

Contact Information:

Web site: http://www.alcormicro.com/

Taiwan

Alcor Micro Corp. 4F-1, No 200 Kang Chien Rd., Nei Hu, Taipei, Taiwan, R.O.C. Phone: 886-2-8751-1984 Fax: 886-2-2659-7723

Santa Clara Office 2901 Tasman Drive, Suite 206 Santa Clara, CA 95054 USA Phone: (408) 845-9300 Fax: (408) 845-9086

Los Angeles Office 9400 Seventh St., Bldg. A2 Rancho Cucamonga, CA 91730 USA Phone: (909) 483-9900 Fax: (909) 944-0464

Table of Contents

1.0	Introduction	1
	1.1 Description	1
	1.2 Features	1
2.0	Application Block Diagram	3
3.0	Pin Assignment	5
4.0	System Architecture and Reference Design	7
	4.1 AU9331 Block Diagram	7
	4.2 Sample Schematics	8
5.0	Electrical Characteristics	9
	5.1 Recommended Operating Conditions	-
	5.2 General DC Characteristics	9
	5.3 DC Electrical Characteristic for 3.3 volts operation	9
	5.4 Crystal Oscillator Circuit Setup for Characteristics	10
	5.5 ESD Test Results	11
	5.6 Latch-Up Test Results	12
6.0	Mechanical Information	15

TABLE OF CONTENTS i

This page Intentionally Left Blank

TABLE OF CONTENTS i

1.0 Introduction

1.1 Description

The AU9331 is an integrated USB Secure Digital (SD) card reader controller. It supports Secure Digital (SD) and Multimedia Card (MMC) with automatic card type detection capability. It can be used as a removable storage disk in enormous data exchange applications between PC and PC or PC and various consumer electronic devices.

The AU9331 can read Secure Digital card's contents created by handheld consumer electronic devices such as digital camera, MP3 player, PDA and mobile phone.., etc. It provides a faster and convenient way of data transfer scheme to meet the emerging need of a data exchange center between PC and various consumer devices. With AU9331, users' experience will be further enhanced by the Plug-and-Play nature built into latest operation systems such as Windows XP and MacOS X.

Because of the multiple sectors transfer up to 4G bytes and the single chip integration, AU9331 is the most powerful and cost efficient SD reader controller solution in the market.

1.2 Features

- Fully compliant with USB v1.1 specification and USB Device Class Definition for Mass Storage, Bulk-Transport v1.0
- Fully compliant with Secure Digital (SD) v1.0 Specification.
- Work with default driver from Windows ME, Windows 2000, Windows XP, Mac OS 9.1, Mac OS X; Linux, Windows 98 and WinCE 3.0 are supported by vendor driver from Alcor.
- Ping-pong FIFO implementation for concurrent bus operation to increase bandwidth
- Support multiple sectors transfer up to 4G bytes to optimize performance
- Support optional external EEPROM for USB VID, PID and string customization
- LED for bus activity monitoring
- Runs at 12MHz
- Built-in 3.3V regulator
- 28-pin SSOP package


INTRODUCTION 1

This Page Intentionally Left Blank

INTRODUCTION 2

2.0 Application Block Diagram

Following is the application diagram of a typical flash memory card reader using AU9330. By connecting the reader to a PC through USB port, the AU9331 is acting as a bridge between the flash memory card from digital camera, MP3 player, PDA or mobile phone and PC.




APPLICATION BLOCK DIAGRAM 3

This Page Intentionally Left Blank

APPLICATION BLOCK DIAGRAM 4

3.0 Pin Assignment

The AU9331 is packed in 28-SSOP form factor. The following figure shows signal name for each pin and the table in the following page describes each pin in detail.



PIN ASSIGNMENT 5


1 NC Image: Constraint of the second se	
3XTAL2OCrystal Oscillator Output (12MHz)4VSSAGroundAnalog Ground5VCCAPWRAnalog power supply6VCC5VPWRSV power supply7VCCIOPWRRegular 3.3V output/ IO 3.3V input8USB_DMI/OUSB D-9USB_DPI/OUSB D+10SDAI/OEEPROM data inout11SCKOEEPROM clcok12VSSIOPWRGround13TestIShould connect to Vss14NCISD Write Protect15NCISD Card Detect19SDDATAI/OSD Card Clock20SDCLKOSD Card Clock21SDCMDI/OSD Card Command22VSSKPWRGround23VCCKPWRCore 3.3V Input24GPI2IShould connect to Vss	
4VSSAGroundAnalog Ground5VCCAPWRAnalog power supply6VCC5VPWRSV power supply7VCCIOPWRRegular 3.3V output/ IO 3.3V input8USB_DMI/OUSB D-9USB_DPI/OUSB D+10SDAI/OEEPROM data inout11SCKOEEPROM clook12VSSIOPWRGround13TestIShould connect to Vss14NCISD Write Protect15NCISD Card Detect19SDDATAI/OSD Card Clock20SDCLKOSD Card Clock21SDCMDI/OSD Card Command22VSSKPWRGround23VCCKPWRCore 3.3V Input24GPI2IShould connect to Vss	
5VCCAPWRAnalog power supply6VCC5VPWR5V power supply7VCCIOPWRRegular 3.3V output/ IO 3.3V input8USB_DMI/OUSB D-9USB_DPI/OUSB D+10SDAI/OEEPROM data inout11SCKOEEPROM clook12VSSIOPWRGround13TestIShould connect to Vss14NCIISD WPI15NCIISD Write Protect18SDCDISD Card Detect19SDATAI/OSD Card Clock20SDCLKOSD Card Clock21SDCMDI/OSD Card Command22VSSKPWRGround23VCCKPWRCore 3.3V Input24GPI2IShould connect to Vss	
6VCC5VPWR5V power supply7VCCIOPWRRegular 3.3V output/ IO 3.3V input8USB_DMI/OUSB D-9USB_DPI/OUSB D+10SDAI/OEEPROM data inout11SCKOEEPROM clook12VSSIOPWRGround13TestIShould connect to Vss14NCIINC15NCIISD Write Protect18SDCDISD Card Detect19SDDATAI/OSD Card Clock20SDCLKOSD Card Command22VSSKPWRGround23VCCKPWRCore 3.3V Input24GPI2IShould connect to Vss	
7VCCIOPWRRegular 3.3 V output/ IO 3.3 V input8USB_DMI/OUSB D-9USB_DPI/OUSB D+10SDAI/OEEPROM data inout11SCKOEEPROM clook12VSSIOPWRGround13TestIShould connect to Vss14NCIISD WPI15NCIISD Write Protect18SDCDISD Card Detect19SDDATAI/OSD Card Clock20SDCLKOSD Card Command22VSSKPWRGround23VCCKPWRCore 3.3V Input24GPI2IShould connect to Vss	
8USB_DMI/OUSB D-9USB_DPI/OUSB D+10SDAI/OEEPROM data inout11SCKOEEPROM clook12VSSIOPWRGround13TestIShould connect to Vss14NCINC15NCISD Write Protect18SDCDISD Card Detect19SDDATAI/OSD Card Data20SDCLKOSD Card Clock21SDCMDI/OSD Card Command22VSSKPWRGround23VCCKPWRCore 3.3V Input24GPI2IShould connect to Vss	
9USB_DPI/OUSB D+10SDAI/OEEPROM data inout11SCKOEEPROM clook12VSSIOPWRGround13TestIShould connect to Vss14NCI15NCI16PWDO0 Power on; 1 Power down17SDWPISD Card Detect18SDCDISD Card Detect19SDATAI/OSD Card Clock20SDCLKOSD Card Command22VSSKPWRGround23VCCKPWRCore 3.3V Input24GPI2IShould connect to Vss	
10SD2_N10SD2_N10SDAI/OEEPROM data inout11SCKOEEPROM clook12VSSIOPWRGround13TestIShould connect to Vss14NCI15NCI16PWDO0 Power on; 1 Power down17SDWPISD Card Detect18SDCDISD Card Data20SDCLKOSD Card Clock21SDCMDI/OSD Card Command22VSSKPWRGround23VCCKPWRCore 3.3V Input24GPI2IShould connect to Vss	
11SCKOEEPROM clcok12VSSIOPWRGround13TestIShould connect to Vss14NCI15NCI16PWDO0 Power on; 1 Power down17SDWPISD Write Protect18SDCDISD Card Detect19SDDATAI/OSD Card Clock20SDCLKOSD Card Clock21SDCMDI/OSD Card Command22VSSKPWRGround23VCCKPWRCore 3.3V Input24GPI2IShould connect to Vss	
12VSSIOPWRGround13TestIShould connect to Vss14NCI15NCI16PWDO0 Power on; 1 Power down17SDWPISD Write Protect18SDCDISD Card Detect19SDDATAI/OSD Card Clock20SDCLKOSD Card Clock21SDCMDI/OSD Card Command22VSSKPWRGround23VCCKPWRCore 3.3V Input24GPI2IShould connect to Vss	
13 Test I Should connect to Vss 14 NC Image: Stress of the	
14 NC 15 15 NC 16 16 PWD O 0 Power on; 1 Power down 17 SDWP I SD Write Protect 18 SDCD I SD Card Detect 19 SDDATA I/O SD Card Data 20 SDCLK O SD Card Clock 21 SDCMD I/O SD Card Command 22 VSSK PWR Ground 23 VCCK PWR Core 3.3V Input 24 GPI2 I Should connect to Vss	
15NC016PWDO0 Power on; 1 Power down17SDWPISD Write Protect18SDCDISD Card Detect19SDDATAI/OSD Card Data20SDCLKOSD Card Clock21SDCMDI/OSD Card Command22VSSKPWRGround23VCCKPWRCore 3.3V Input24GPI2IShould connect to Vss	
16 PWD O 0 Power on; 1 Power down 17 SDWP I SD Write Protect 18 SDCD I SD Card Detect 19 SDDATA I/O SD Card Data 20 SDCLK O SD Card Clock 21 SDCMD I/O SD Card Command 22 VSSK PWR Ground 23 VCCK PWR Core 3.3V Input 24 GPI2 I Should connect to Vss	
17SDWPISD Write Protect18SDCDISD Card Detect19SDDATAI/OSD Card Data20SDCLKOSD Card Clock21SDCMDI/OSD Card Command22VSSKPWRGround23VCCKPWRCore 3.3V Input24GPI2IShould connect to Vss	
18 SDCD I SD Card Detect 19 SDDATA I/O SD Card Data 20 SDCLK O SD Card Clock 21 SDCMD I/O SD Card Clock 22 VSSK PWR Ground 23 VCCK PWR Core 3.3V Input 24 GPI2 I Should connect to Vss	
19 SDDATA I/O SD Card Data 20 SDCLK O SD Card Clock 21 SDCMD I/O SD Card Command 22 VSSK PWR Ground 23 VCCK PWR Core 3.3V Input 24 GPI2 I Should connect to Vss	
20 SDCLK O SD Card Clock 21 SDCMD I/O SD Card Command 22 VSSK PWR Ground 23 VCCK PWR Core 3.3V Input 24 GPI2 I Should connect to Vss	
21 SDCMD I/O SD Card Command 22 VSSK PWR Ground 23 VCCK PWR Core 3.3V Input 24 GPI2 I Should connect to Vss	
22 VSSK PWR Ground 23 VCCK PWR Core 3.3V Input 24 GPI2 I Should connect to Vss	
23 VCCK PWR Core 3.3V Input 24 GPI2 I Should connect to Vss	
24 GPI2 I Should connect to Vss	
25 GPU1 I Should connect to Vss	
25 GITI I Should connect to V35	
26 GPI0 I Should connect to Vss	
27 GPO7 O General Purpose Output pin, used as activit	rity LED
28 NC	

Table 3-1. Pin Descriptions

PIN ASSIGNMENT 6

4.0 System Architecture and Reference Design


4.1 AU9331 Block Diagram



Alcor Micro - AU9331 Flash Memory Card Reader Block Diagram

SYSTEM ARCHITECTURE AND REFERENCE DESIGN 7

4.2 Sample Schematics



SYSTEM ARCHITECTURE AND REFERENCE DESIGN 8

5.0 Electrical Characteristics

5.1 Recommended Operating Conditions

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
V _{CC} Power Supply		4.75	5	5.25	V
V _{IN} Input Voltage		0		V _{CC}	V
T _{OPR} Operating Terperature		0		85	°С
T _{STG} Storage Temperature		-40		125	°С

5.2 General DC Characteristics


SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
I _{IL}	Input low current	no pull-up or pull-down	-1		1	μA
I _{IH}	Input high current	no pull-up or pull-down	-1		1	μA
I _{OZ}	Tri-state leakage current		-10		10	μA
C _{IN}	Input capacitance			5		ρF
C _{OUT}	Output capacitance			5		ρF
C _{BID}	Bi-directional buffer capacitance			5		ρF

5.3 DC Electrical Characteristics for 3.3 volts operation

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V _{IL}	Input Low Voltage	CMOS			0.9	V
V _{IH}	Input Hight Voltage	CMOS	2.3			V
V _{OL}	Output low voltage	I _{OL} =4mA, 16mA			0.4	V
V _{OH}	Output high voltage	I _{OH} =4mA,16mA	2.4			V
R _I	Input Pull-up/down resistance	Vil=0 _V or Vih=V _{CC}		10k/200k		KΩ

5.4 Crystal Oscillator Circuit Setup for Characterization

The following setup was used to measure the open loop voltage gain for crystal oscillator circuits. The feedback resistor serves to bias the circuit at its quiescent operating point and the AC coupling capacitor, Cs, is much larger than C1 and C2.



5.5 ESD Test Results

Test Description : ESD Testing was performed on a Zapmaster system using the Human-Body –Model (HBM) and Machine-Model (MM), according to MIL_STD 883 and EIAJ IC_121 respectively.

- Human-Body-Model stress devices by sudden application of a high voltage supplied by a 100 PF capacitor through 1.5 Kohm resistance.
- Machine-Model stresses devices by sudden application of a high voltage supplied by a 200 PF capacitor through very low (0 ohm) resistance

Test circuit & condition

- Zap Interval : 1 second
- Number of Zaps : 3 positive and 3 negative at room temperature
- Critera : I-V Curve Tracing

Model	Model	S/S	TARGET	Results
HBM	Vdd, Vss, I/C	15	4000V	Pass
MM	Vdd, Vss, I/C	15	200V	Pass

5.6 Latch-Up Test Results

Test Description: Latch-Up testing was performed at room ambient using an IMCS-4600 system which applies a stepped voltage to one pin per device with all other pins open except Vdd and Vss which were biased to 5 Volts and ground respectively.


Testing was started at 5.0 V (Positive) or 0 V(Negative), and the DUT was biased for 0.5 seconds.


If neither the PUT current supply nor the device current supply reached the predefined limit (DUT=0 mA, Icc=100 mA), then the voltage was increased by 0.1 Volts and the pin was tested again.

This procedure was recommended by the JEDEC JC-40.2 CMOS Logic standardization committee.


Notes:

1. DUT: Device Under Test.





Test Circuit : Negative Input/ Output Overvoltage /Overcurrent




Supply Voltage test

Latch–Up Data

Model	Model	Voltage (v)/ Current (mA)	S/S	Results
Voltage	+	11.0	5	Pass
	-	11.0	5	F 855
Current	+	200	5	
	-	200	5	
V	/dd-Vxx	9.0	5	Pass

This Page Intentionally Left Blank

6.0 Mechanical Information



MECHANICAL INFORMATION 15