Final Electrical Specifications

LTC1412

# 12-Bit, 3Msps, Sampling A/D Converter

May 1998

### **FEATURES**

- Sample Rate: 3Msps
- 72dB S/(N + D) and 82dB SFDR at Nyquist
- $\pm 0.35$ LSB INL and  $\pm 0.25$ LSB DNL (Typ)
- Power Dissipation: 150mW
- External or Internal Reference Operation
- True Differential Inputs Reject Common Mode Noise
- 40MHz Full Power Bandwidth Sampling
- ±2.5V Bipolar Input Range
- No Pipeline Delay
- 28-Pin SSOP Package

## **APPLICATIONS**

- Telecommunications
- Digital Signal Processing
- Mulitplexed Data Acquisition Systems
- High Speed Data Acquisition
- Spectrum Analysis
- Imaging Systems

LTC and LT are registered trademarks of Linear Technology Corporation.

## DESCRIPTION


The LTC®1412 is a 12-bit, 3Msps, sampling A/D converter. This high performance device includes a high dynamic range sample-and-hold and a precision reference. Operating from ±5V supplies it draws only 150mW.

The  $\pm 2.5$ V input range is optimized for low noise and low distortion. Most high performance op amps also perform best over this range, allowing direct coupling to the analog inputs and eliminating the need for special translation circuitry. Outstanding AC performance includes 72dB S/(N + D) and 82dB SFDR at the Nyquist input frequency of 1.5MHz.


The unique differential input sample-and-hold can acquire single-ended or differential input signals up to its 40MHz bandwidth. The 60dB common mode rejection allows users to eliminate ground loops and common mode noise by measuring signals differentially from the source.

The ADC has a high speed 12-bit parallel output port. There is no pipeline delay in the conversion results. A separate convert start input and converter status signal (BUSY) ease connections to FIFOs, DSPs and microprocessors. A digital output driver power supply pin allows direct connection to 3V logic.

## TYPICAL APPLICATION



# Effective Bits and Signal-to-Noise + Distortion vs Input Frequency



## **ABSOLUTE MAXIMUM RATINGS**

### $AV_{DD} = DV_{DD} = V_{DD}$ (Notes 1, 2)

Supply Voltage (V <sub>DD</sub> )6V
Negative Supply Voltage (VSS)
Total Supply Voltage (V <sub>DD</sub> to V <sub>SS</sub> ) 12V
Analog Input Voltage
(Note 3) $(V_{SS} - 0.3V)$ to $(V_{DD} + 0.3V)$
Digital Input Voltage (Note 4)(V <sub>SS</sub> – 0.3V) to 10V
Digital Output Voltage $(V_{SS} - 0.3V)$ to $(V_{DD} + 0.3V)$
Power Dissipation500mW
Operating Temperature Range
LTC1412C0°C to 70°C
LTC1412I40°C to 85°C
Storage Temperature Range65°C to 150°C
Lead Temperature (Soldering, 10 sec)300°C

## PACKAGE/ORDER INFORMATION

+A <sub>IN</sub> 1	TOP VIEW	28 AV <sub>DD</sub>	ORDER PART NUMBER
	2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1	27 DV <sub>DD</sub> 26 V <sub>SS</sub> 25 BUSY 24 CS 23 CONVST 22 DGND 21 DV <sub>DD</sub> 20 OV <sub>DD</sub> 29 OGND 8 D0 7 D1 6 D2 5 D3	LTC1412CG LTC1412IG
JMAX -	= 110°C, θ <sub>JA</sub> = 95°C,		

Consult factory for Military grade parts.

## **CONVERTER CHARACTERISTICS** With internal reference (Notes 5, 6)

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Resolution (No Missing Codes)		•	12			Bits
Integral Linearity Error	(Note 7)	•		±0.35	±1	LSB
Differential Linearity Error		•		±0.25	±1	LSB
Offset Error	(Note 8)			±2	±6	LSB
		•			±8	LSB
Full-Scale Error					±15	LSB
Full-Scale Tempco	I <sub>OUT(REF)</sub> = 0	•		±15		ppm/°C

## ANALOG INPUT (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
$\overline{V_{\text{IN}}}$	Analog Input Range (Note 9)	$4.75V \le V_{DD} \le 5.25V, -5.25V \le V_{SS} \le -4.75V$	•		±2.5		V
I <sub>IN</sub>	Analog Input Leakage Current	<del>CS</del> = High	•			±1	μА
C <sub>IN</sub>	Analog Input Capacitance	Between Conversions During Conversions			10 4		pF pF
t <sub>ACQ</sub>	Sample-and-Hold Acquisition Time		•		20	50	ns
t <sub>AP</sub>	Sample-and-Hold Aperture Delay Time				-0.5		ns
t <sub>jitter</sub>	Sample-and-Hold Aperture Delay Time Jitter				1		ps <sub>RMS</sub>
CMRR	Analog Input Common Mode Rejection Ratio	$-2.5V < (-A_{IN} = A_{IN}) < 2.5V$			63		dB

## **DYNAMIC ACCURACY** (Note 5)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
S/(N + D)	Signal-to-Noise Plus Distortion Ratio	100kHz Input Signal 1.465MHz Input Signal	70	72.5 72		dB dB
THD	Total Harmonic Distortion	100kHz Input Signal, First 5 Harmonics 1.465MHz Input Signal, First 5 Harmonics		-90 -80		dB dB
SFDR	Spurious Free Dynamic Range	1.465MHz Input Signal		82		dB
IMD	Intermodulation Distortion	$f_{IN1} = 29.37 \text{kHz}, f_{IN2} = 32.446 \text{kHz}$		-84		dB
	Full Power Bandwidth			40		MHz
	Full Linear Bandwidth	$S/(N + D) \ge 68dB$		4		MHz

## INTERNAL REFERENCE CHARACTERISTICS (Note 5)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V <sub>REF</sub> Output Voltage	I <sub>OUT</sub> = 0	2.480	2.500	2.520	V
V <sub>REF</sub> Output Tempco	I <sub>OUT</sub> = 0		±15		ppm/°C
V <sub>REF</sub> Line Regulation	$4.75V \le V_{DD} \le 5.25V$ $-5.25V \le V_{SS} \le -4.75V$		0.01 0.01		LSB/V LSB/V
V <sub>REF</sub> Output Resistance	$0.1\text{mA} \le  I_{\text{OUT}}  \le 0.1\text{mA}$		2		kΩ
COMP Output Voltage	I <sub>OUT</sub> = 0		4.06		V

## DIGITAL INPUTS AND OUTPUTS (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
$V_{IH}$	High Level Input Voltage	V <sub>DD</sub> = 5.25V	•	2.4			V
$V_{IL}$	Low Level Input Voltage	V <sub>DD</sub> = 4.75V	•			0.8	V
I <sub>IN</sub>	Digital Input Current	$V_{IN} = 0V \text{ to } V_{DD}$	•			±10	μA
C <sub>IN</sub>	Digital Input Capacitance				1.4		pF
V <sub>OH</sub>	High Level Output Voltage	$V_{DD} = 4.75V, I_0 = -10\mu A$ $V_{DD} = 4.75V, I_0 = -200\mu A$	•	4.0	4.75 4.71		V
V <sub>OL</sub>	Low Level Output Voltage	$V_{DD} = 4.75V, I_0 = 160\mu A$ $V_{DD} = 4.75V, I_0 = 1.6mA$	•		0.05 0.10	0.4	V
I <sub>OZ</sub>	Hi-Z Output Leakage D11 to D0	$V_{OUT} = 0V \text{ to } V_{DD}, \overline{CS} \text{ High}$	•			±10	μΑ
C <sub>OZ</sub>	Hi-Z Output Capacitance D11 to D0	CS High (Note 9)			7		pF
I <sub>SOURCE</sub>	Output Source Current	V <sub>OUT</sub> = 0V			-10		mA

## POWER REQUIREMENTS (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
$V_{DD}$	Positive Supply Voltage	(Note 10)		4.75		5.25	V
$V_{SS}$	Negative Supply Voltage	(Note 10)		-4.75		-5.25	V
I <sub>DD</sub>	Positive Supply Current	CS High	•		12	16	mA
I <sub>SS</sub>	Negative Supply Current	CS High	•		18	28	mA
$P_{D}$	Power Dissipation		•		150	220	mW

## TIMING CHARACTERISTICS (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
f <sub>SAMPLE(MAX)</sub>	Maximum Sampling Frequency		•	3			MHz
t <sub>THROUGHPUT</sub>	Throughput Time (Acquisition + Conversion)		•			333	ns
t <sub>CONV</sub>	Conversion Time		•		240	283	ns
t <sub>ACQ</sub>	Acquisition Time		•		20	50	ns
$\overline{t_1}$	CS↓ to CONVST↓ Setup Time	(Notes 9, 10)	•	5			ns
$\overline{t_2}$	CONVST Low Time	(Note 10)	•	20			ns
$\overline{t_3}$	CONVST to BUSY Delay	C <sub>L</sub> = 25pF			5		ns
			•			20	ns
t <sub>4</sub>	Data Ready Before BUSY↑			-20	0	20	ns
			•	-25		25	ns
$t_5$	Delay Between Conversions	(Note 10)	•	50			ns
$t_6$	Data Access Time After CS↓	C <sub>L</sub> = 25pF			10	35	ns
			•			45	ns
t <sub>7</sub>	Bus Relinquish Time				8	30	ns
		LTC1412C	•			35	ns
		LTC1412I	•			40	ns
t <sub>8</sub>	CONVST High Time		•	20			ns
t <sub>9</sub>	Aperture Delay of Sample-and-Hold				-1		ns

The ullet denotes specifications which apply over the full operating temperature range; all other limits and typicals  $T_A = 25^{\circ}C$ .

**Note 1:** Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

**Note 2:** All voltage values are with respect to ground with DGND and AGND wired together (unless otherwise noted).

**Note 3:** When these pin voltages are taken below  $V_{SS}$  or above  $V_{DD}$ , they will be clamped by internal diodes. This product can handle input currents greater than 100mA below  $V_{SS}$  or above  $V_{DD}$  without latchup.

**Note 4:** When these pin voltages are taken below  $V_{SS}$  they will be clamped by internal diodes. This product can handle input currents greater than 100mA below  $V_{SS}$  without latchup. These pins are not clamped to  $V_{DD}$ .

**Note 5:**  $V_{DD}$  = 5V,  $f_{SAMPLE}$  = 3MHz and  $t_r$  =  $t_f$  = 5ns unless otherwise specified.

**Note 6:** Linearity, offset and full-scale specifications apply for a single-ended  $A_{IN}$  input with  $-A_{IN}$  grounded.


**Note 7:** Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band.

**Note 8:** Bipolar offset is the offset voltage measured from -0.5LSB when the output code flickers between 0000 0000 0000 and 1111 1111 1111.

Note 9: Guaranteed by design, not subject to test.

Note 10: Recommended operating conditions.

## TIMING DIAGRAM



### PIN FUNCTIONS

**+A**<sub>IN</sub> (**Pin 1**): Positive Analog Input.  $\pm 2.5$ V input range when  $-A_{IN}$  is grounded.  $\pm 2.5$ V differential if  $-A_{IN}$  is driven.

 $-A_{IN}$  (Pin 2): Negative Analog Input. Can be grounded or driven differentially with  $+A_{IN}$ .

V<sub>REF</sub> (Pin 3): 2.5V Reference Output.

**REFCOMP** (Pin 4): 4.06V Reference Bypass Pin. Bypass to AGND with  $10\mu F$  ceramic (or  $10\mu F$  tantalum in parallel with  $0.1\mu F$  ceramic).

AGND (Pin 5): Analog Ground.

D11 to D4 (Pins 6 to 13): Three-State Data Outputs.

**DGND (Pin 14):** Digital Ground for Internal Logic.

D3 to D0 (Pins 15 to 18): Three-State Data Outputs.

OGND (Pin 19): Digital Ground for the Output Drivers.

**OV**<sub>DD</sub> (**Pin 20**): Positive Supply for the Output Drivers. Tie to Pin 28 when driving 5V logic. Tie to 3V when driving 3V logic.

 $DV_{DD}$  (Pin 21): 5V Positive Supply. Tie to Pin 28. Bypass to AGND with 0.1 $\mu$ F ceramic.

**DGND (Pin 22):** Digital Ground for Internal Logic.

**CONVST (Pin 23):** Conversion Start Signal. This active low signal starts a conversion on its falling edge.

**CS (Pin 24):** Chip Select. This input must be low for the ADC to recognize the CONVST inputs.


**BUSY** (**Pin 25**): The BUSY Output Shows the Converter Status. It is low when a conversion is in progress.

 $V_{SS}$  (Pin 26): -5V Negative Supply. Bypass to AGND with 10 $\mu$ F ceramic (or 10 $\mu$ F tantalum in parallel with 0.1 $\mu$ F ceramic).

**DV**<sub>DD</sub> (**Pin 27**): 5V Positive Supply. Tie to Pin 28.


 $AV_{DD}$  (Pin 28): 5V Positive Supply. Bypass to AGND with 10μF ceramic (or 10μF tantalum in parallel with 0.1μF ceramic).

## **FUNCTIONAL BLOCK DIAGRAM**




## **TEST CIRCUITS**

#### **Load Circuits for Access Timing**



#### **Load Circuits for Output Float Delay**



## APPLICATIONS INFORMATION

#### **Driving the Analog Input**

The differential analog inputs of the LTC1412 are easy to drive. The inputs may be driven differentially or as a single-ended input (i.e., the  $-A_{\text{IN}}$  input is grounded). The  $+A_{\text{IN}}$  and  $-A_{\text{IN}}$  inputs are sampled at the same instant. Any unwanted signal that is common mode to both inputs will be reduced by the common mode rejection of the sample-and-hold circuit. The inputs draw only one small current spike while charging the sample-and-hold capacitors at the end of conversion. During conversion, the analog inputs draw only a small leakage current. If the source impedance of the driving circuit is low then the LTC1412 inputs can be driven directly. As source impedance increases so will acquisition time (see Figure 1). For mini-




Figure 1. Acquisition Time vs Source Resistance

mum acquisition time, with high source impedance, a buffer amplifier must be used. The only requirement is that the amplifier driving the analog input(s) must settle after the small current spike before the next conversion starts (settling time must be 50ns for full throughput rate).

### **Choosing an Input Amplifier**

Choosing an input amplifier is easy if a few requirements are taken into consideration. First, to limit the magnitude of the voltage spike seen by the amplifier from charging the sampling capacitor, choose an amplifier that has a low output impedance (<100 $\Omega$ ) at the closed-loop bandwidth frequency. For example, if an amplifier is used in a gain of 1 and has a unity-gain bandwidth of 50MHz, then the output impedance at 50MHz must be less than 100 $\Omega$ . The second requirement is that the closed-loop bandwidth must be greater than 40MHz to ensure adequate small-signal settling for full throughput rate. If slower op amps are used, more settling time can be provided by increasing the time between conversions.

The best choice for an op amp to drive the LTC1412 will depend on the application. Generally applications fall into two categories: AC applications where dynamic specifications are most critical and time domain applications where DC accuracy and settling time are most critical. The following list is a summary of the op amps that are suitable for driving the LTC1412. More detailed information is available in the Linear Technology Databooks and on the LinearView $^{TM}$  CD-ROM.

**LT®1223:** 100MHz Video Current Feedback Amplifier. 6mA supply current.  $\pm 5V$  to  $\pm 15V$  supplies. Low distortion at frequencies above 400kHz. Low Noise. Good for AC applications.

**LT1227:** 140MHz Video Current Feedback Amplifier. 10mA supply current.  $\pm$ 5V to  $\pm$ 15V supplies. Lowest distortion at frequencies above 400kHz. Low Noise. Best for AC applications.

**LT1229/LT1230:** Dual and Quad 100MHz Current Feedback Amplifiers.  $\pm 2V$  to  $\pm 15V$  supplies. Low Noise. Good AC specifications, 6mA supply current each amplifier.

**LT1360:** 50MHz Voltage Feedback Amplifier. 3.8mA supply current.  $\pm 5V$  to  $\pm 15V$  supplies. Good AC and DC specifications. 70ns settling to 0.5LSB.

**LT1363:** 70MHz, 1000V/µs Op Amps. 6.3mA supply current. Good AC and DC specifications. 60ns settling to 0.5LSB.

**LT1364/LT1365:** Dual and Quad 70MHz, 1000V/µs Op Amps. 6.3mA supply current per amplifier. 60ns settling to 0.5LSB.

#### Input Filtering

The noise and the distortion of the input amplifier and other circuitry must be considered since they will add to the LTC1412 noise and distortion. The small-signal bandwidth of the sample-and-hold circuit is 40MHz. Any noise or distortion products that are present at the analog inputs will be summed over this entire bandwidth. Noisy input circuitry should be filtered prior to the analog inputs to minimize noise. A simple 1-pole RC filter is sufficient for many applications.

For example, Figure 2 shows a 500pF capacitor from +  $A_{IN}$  to ground and a  $100\Omega$  source resistor to limit the input bandwidth to 3.2MHz. The 500pF capacitor also acts as a charge reservoir for the input sample-and-hold and isolates the ADC input from sampling glitch-sensitive circuitry. High quality capacitors and resistors should be used since these components can add distortion. NPO and silver mica type dielectric capacitors have excellent linearity. Carbon surface mount resistors can also generate




Figure 2. RC Input Filter




Figure 3. 1MHz Fifth-Order Elliptic Lowpass Filter

distortion from self heating and from damage that may occur during soldering. Metal film surface mount resistors are much less susceptible to both problems.

When high amplitude unwanted signals are close in frequency to the desired signal frequency, a multiple pole filter is required. Figure 3 shows a simple implementation using an LTC1560-1 fifth-order elliptic continuous time filter.

#### **Input Range**

The  $\pm 2.5$ V input range of the LTC1412 is optimized for low noise and low distortion. Most op amps also perform best over this same range, allowing direct coupling to the analog inputs and eliminating the need for special translation circuitry.

Some applications may require other input ranges. The LTC1412 differential inputs and reference circuitry can accommodate other input ranges often with little or no additional circuitry. The following sections describe the reference and input circuitry and how they affect the input range.

#### **Internal Reference**

The LTC1412 has an on-chip, temperature compensated, curvature corrected, bandgap reference that is factory trimmed to 2.500V. It is connected internally to a reference amplifier and is available at  $V_{REF}$  (Pin 3), see Figure 4a. A 2k resistor is in series with the output so that it can be easily overdriven by an external reference or other circuitry, see Figure 4b. The reference amplifier gains the voltage at the  $V_{REF}$  pin by 1.625 to create the required internal reference voltage. This provides buffering between the  $V_{REF}$  pin and the high speed capacitive DAC. The




Figure 4a. LTC1412 Reference Circuit




Figure 4b. Using the LT1019-2.5 as an External Reference

reference amplifier compensation pin, REFCOMP (Pin 4) must be bypassed with a capacitor to ground. The reference amplifier is stable with capacitors of  $1\mu F$  or greater. For the best noise performance, a  $10\mu F$  ceramic or  $10\mu F$  tantalum in parallel with a  $0.1\mu F$  ceramic is recommended.

The  $V_{REF}$  pin can be driven with a DAC or other means shown in Figure 5. This is useful in applications where the peak input signal amplitude may vary. The input span of the ADC can then be adjusted to match the peak input signal, maximizing the signal-to-noise ratio. The filtering of the internal LTC1412 reference amplifier will limit the bandwidth and settling time of this circuit. A settling time of 5ms should be allowed for after a reference adjustment.




Figure 5. Driving V<sub>REF</sub> with a DAC

#### **Differential Inputs**

The LTC1412 has a unique differential sample-and-hold circuit that allows rail-to-rail inputs. The ADC will always convert the difference of  $+A_{IN}-(-A_{IN})$  independent of the common mode voltage. The common mode rejection holds up to extremely high frequencies, see Figure 6. The only requirement is that both inputs can not exceed the AV<sub>DD</sub> or AV<sub>SS</sub> power supply voltages. Integral nonlinearity errors (INL) and differential nonlinearity errors (DNL) are independent of the common mode voltage, however, the bipolar zero error (BZE) will vary. The change in BZE is typically less than 0.1% of the common mode voltage. Dynamic performance is also affected by the common mode voltage. THD will degrade as the inputs approach either power supply rail, from 80dB with a common mode of 0V to 75dB with a common mode of 2.5V or -2.5V.




Figure 6. CMRR vs Input Frequency

#### **Full-Scale and Offset Adjustment**

Figure 7a shows the ideal input/output characteristics for the LTC1412. The code transitions occur midway between successive integer LSB values (i.e., -FS + 0.5LSB, -FS + 1.5LSB, -FS + 2.5LSB,...FS - 2.5LSB, FS - 1.5LSB). The output is two's complement binary with 1LSB = FS - (-FS)/4096 = 5V/4096 = 1.22mV.

In applications where absolute accuracy is important, offset and full-scale errors can be adjusted to zero. Offset error must be adjusted before full-scale error. Figure 8 shows the extra components required for full-scale error adjustment. Zero offset is achieved by adjusting the offset applied to the  $-A_{\rm IN}$  input. For zero offset error apply




Figure 7. LTC1412 Transfer Characteristics




Figure 8. Offset and Full-Scale Adjust Circuit

-0.61 mV (i.e., -0.5 LSB) at  $+A_{IN}$  and adjust the offset at the  $-A_{IN}$  input until the output code flickers between 0000 0000 0000 and 1111 1111 1111. For full-scale adjustment, an input voltage of 2.49817V (FS - 1.5LSBs) is applied to  $+A_{IN}$  and R2 is adjusted until the output code flickers between 0111 1111 1110 and 0111 1111 1111.

#### **Board Layout and Bypassing**

Wire wrap boards are not recommended for high resolution or high speed A/D converters. To obtain the best performance from the LTC1412, a printed circuit board with ground plane is required. Layout for the printed circuit board should ensure that digital and analog signal lines are separated as much as possible. In particular, care should be taken not to run any digital track alongside an analog signal track.

An analog ground plane separate from the logic system ground should be established under and around the ADC. Pin 5 (AGND), Pins 22 and 14 (DGND) and Pin 19 (OGND) and all other analog grounds should be connected to a single analog ground point. The REFCOMP bypass capacitor and the DV\_DD bypass capacitor should also be connected to this analog ground plane, see Figure 9. No other digital grounds should be connected to this analog ground plane. Low impedance analog and digital power supply common returns are essential to low noise operation of the ADC and the foil width for these tracks should be as wide as possible. In applications where the ADC data outputs and control signals are connected to a continuously active microprocessor bus, it is possible to get




Figure 9. Power Supply Grounding Practice

errors in the conversion results. These errors are due to feedthrough from the microprocessor to the successive approximation comparator. The problem can be eliminated by forcing the microprocessor into a wait state during conversion or by using three-state buffers to isolate the ADC data bus. The traces connecting the pins and bypass capacitors must be kept short and should be made as wide as possible.

The LTC1412 has differential inputs to minimize noise coupling. Common mode noise on the  $+A_{IN}$  and  $-A_{IN}$  leads will be rejected by the input CMRR. The  $-A_{IN}$  input can be used as a ground sense for the  $+A_{IN}$  input; the LTC1412 will hold and convert the difference voltage between  $+A_{IN}$  and  $-A_{IN}$ . The leads to  $+A_{IN}$  (Pin 1) and  $-A_{IN}$  (Pin 2) should be kept as short as possible. In applications where this is not possible, the  $+A_{IN}$  and  $-A_{IN}$  traces should be run side by side to equalize coupling.

### **Supply Bypassing**

High quality, low series resistance ceramic,  $10\mu F$  bypass capacitors should be used at the  $V_{DD}$  and REFCOMP pins. Surface mount ceramic capacitors such as Murata GRM235Y5V106Z016 provide excellent bypassing in a small board space. Alternatively  $10\mu F$  tantalum capacitors in parallel with  $0.1\mu F$  ceramic capacitors can be used. Bypass capacitors must be located as close to the pins as possible. The traces connecting the pins and the bypass capacitors must be kept short and should be made as wide as possible.

#### **Digital Interface**

The A/D converter has a simple digital interface with two control inputs,  $\overline{CS}$  and  $\overline{CONVST}$ . A low logic level applied to the  $\overline{CS}$  input selects the device by activating the output bus and allowing the  $\overline{CONVST}$  input to be seen by the ADC.  $\overline{CONVST}$  is used to initiate a conversion.

#### **Internal Clock**

The internal clock is factory trimmed to achieve a typical conversion time of 240ns and a maximum conversion time over the full operating temperature range of 283ns. No external adjustments are required. The guaranteed maximum acquisition time is 50ns. In addition, a throughput time of 333ns and a minimum sampling rate of 3Msps is guaranteed.

### **Timing and Control**


The conversion start is controlled by the CONVST and CS digital inputs. The falling edge transition of CONVST will start a conversion once the ADC has been selected. Once initiated, it cannot be restarted until the conversion is complete. Converter status is indicated by the BUSY output. BUSY is low during a conversion.


The output data is updated at the end of the conversion as <u>BUSY</u> rises. Output data is not valid on the rising edge of <u>BUSY</u>. Valid data can be latched with the falling edge of <u>BUSY</u> or with the rising edge of <u>CONVST</u>. In either case the data latched will be for the previous conversion.

## PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.


#### G Package 28-Lead Plastic SSOP (0.209)

(LTC DWG # 05-08-1640)





- \*DIMENSIONS DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE
- \*\*DIMENSIONS DO NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE



 $\frac{0.397 - 0.407^*}{(10.07 - 10.33)}$ 

G28 SSOP 0694

# LTC1412

## RELATED PARTS

PART NUMBER	RESOLUTION	SPEED	COMMENTS
16-Bit			•
LTC1604	16	333ksps	±2.5V Input Range, ±5V Supply
LTC1605	16	100ksps	±10V Input Range, Single 5V Supply
14-Bit	·		
LTC1419	14	800ksps	150mW, 81.5dB SINAD and 95dB SFDR
LTC1416	14	400ksps	75mW, Low Power with Excellent AC Specs
LTC1418	14	200ksps	15mW, Single 5V, Serial/Parallel I/O
12-Bit			
LTC1410	12	1.25Msps	150mW, 71.5dB SINAD and 84dB THD
LTC1415	12	1.25Msps	55mW, Single 5V Supply
LTC1409	12	800ksps	80mW, 71.5dB SINAD and 84dB THD
LTC1279	12	600ksps	60mW, Single 5V or ±5V Supply
LTC1404	12	600ksps	High Speed Serial I/O in SO-8 Package
LTC1278-5	12	500ksps	75mW, Single 5V or ±5V Supply
LTC1278-4	12	400ksps	75mW, Single 5V or ±5V Supply
LTC1400	12	400ksps	High Speed Serial I/O in SO-8 Package

T I I O '' 1/17 0508 AK • PRINTED IN I