# AMAXIM CDMA Cellular／PCS System Power Supplies 


#### Abstract

General Description The MAX1798／MAX1799 system power supplies are designed specifically for CDMA cellular／PCS handsets． Each device contains five low－dropout linear regulators （LDOs），a 140ms（min）reset timer，a serial interface， push－on／push－off control logic，and two general－pur－ pose open－drain outputs．Only the serial interface is dif－ ferent between the MAX1798／MAX1799：the MAX1798 features an SPITM＿compatible serial interface，and the MAX1799 features an $I^{2} \mathrm{C}^{\text {TM }}$－compatible interface． Each linear regulator features extremely low dropout voltage，specified at two－thirds of the maximum output current．LDO1 is rated for 300 mA ，while LDOs $2-5$ are each rated for 150mA．All LDOs are optimized for low noise and isolation．Each LDO can be individually enabled and disabled through the serial port，as well as individually programmed to any of 32 voltages from 1.8 V to 3.3 V ．

The MAX1798／MAX1799s＇wide 2.5 V to 5.5 V input volt－ age range makes them compatible with a wide range of input supplies，including a single Li＋cell battery．Both devices are available in thermally enhanced 20－pin TSSOP exposed pad（EP）packages．Evaluation kits （MAX1798EVKIT and MAX1799EVKIT）are available to facilitate designs．


Typical Operating Circuit


Features
－One 300mA Low－Noise LDO
－Four 150mA Low－Noise LDOs
－ $45 \mu V_{\text {RMs }}$ Noise from 10 Hz to 100 kHz
－＞60dB Crosstalk Isolation Below 10kHz
－＞60dB PSRR Below 10kHz
－125mV（max）Dropout（OUT1 at 200mA）
－100mV（max）Dropout（OUT2－5 at 100mA）
－Programmable Output Voltages
1.8 V to 3.3 V in 32 Steps
－140ms（min）Reset Timer
－SPI－or $\mathrm{I}^{2} \mathrm{C}$－Compatible Serial Interface
－Push－On／Push－Off Control Logic
－Two 150mA General－Purpose Open－Drain Outputs
－Overcurrent and Thermal Protection（all LDOs）
－1 $\mu \mathrm{A}$ Shutdown Current
－20－Pin Thermally Enhanced TSSOP Package

Applications
CDMA Cellular／PCS Handsets
PDAs，Palmtops，and Handy Terminals
Single－Cell Li＋Systems
2－or 3－Cell NiMH，NiCd，or Alkaline Systems

Ordering Information

| PART | TEMP． <br> RANGE | PIN－ <br> PACKAGE | INTERFACE |
| :---: | :---: | :---: | :---: |
| MAX1798EUP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 TSSOP－EP | SPI |
| MAX1799EUP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 TSSOP－EP | I $^{2} \mathrm{C}$ |

Pin Configuration appears at end of data sheet
SPI is a trademark of Motorola，Inc．
${ }^{12} \mathrm{C}$ is a trademark of Philips Corp．

## CDMA Cellular/PCS System Power Supplies

## ABSOLUTE MAXIMUM RATINGS

| OFF, DR1, DR2 to G | -0.3V to +6V |
| :---: | :---: |
| IN1, IN2/3, IN4/5, DIN (SDA) to GND .....................-0.3V to +6V |  |
| SCLK (SCK), BP, ON to GND | -0.3V to +6V |
| RSO, ONO to GND | --0.3V to (Vout1 + 0.3V) |
| PGND to GND | $\pm 0.3 \mathrm{~V}$ |
| OUT1, $\overline{\mathrm{CS}}$ (AS) to GND | -0.3 V to ( $\left.\mathrm{V}_{\mathrm{IN} 1}+0.3 \mathrm{~V}\right)$ |
| OUT2, OUT3 to GND | ..-0.3V to ( $\mathrm{V}_{\text {IN } 2 / 3}+0.3 \mathrm{~V}$ ) |
| OUT4, OUT5 to GND | ..-0.3V to (V/N4/5 + 0.3V) |



Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(V_{I N 1}=V_{\text {IN2/3 }}=V_{\text {IN4/5 }}=V_{\text {SCLK }}(S C K)=V_{\text {DIN }}(S D A)=V_{\overline{C S}}(A S)=V_{\overline{O F F}}=3.6 \mathrm{~V} ; \overline{\mathrm{ON}}=\mathrm{GND}=\mathrm{PGND}=0 ; \mathrm{RSO}, \mathrm{ONO}, \mathrm{DR} 1, \mathrm{DR} 2=\right.$ open; BP bypassed with $0.01 \mu$ F, OUT1 bypassed with $4.7 \mu \mathrm{~F}$; OUT2, OUT3, OUT4, OUT5 bypassed with $2.2 \mu \mathrm{~F}$; OUT1-5 set to 2.98 V , $\mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $+\mathbf{8 5} \mathbf{5}^{\circ} \mathbf{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IN1, IN2/3, IN4/5 Operating Voltage |  |  | 2.5 |  | 5.5 | V |
| Undervoltage Lockout IN1 | VUVLO-1 | IN1 rising edge | 2.10 | 2.30 | 2.45 | V |
| Undervoltage Lockout IN2/3 | VUVLO-2/3 | IN2/3 rising edge | 2.10 | 2.30 | 2.45 | V |
| Undervoltage Lockout IN4/5 | VUVLO-4/5 | IN4/5 rising edge | 2.10 | 2.30 | 2.45 | V |
| Power-On Reset Threshold |  | IN1 falling edge | 0.9 |  | 2.1 | V |
| Supply Current in Shutdown | ISHDN | $\overline{\mathrm{OFF}}=0, \overline{\mathrm{ON}}=\mathrm{IN} 1$ |  | 1 | 10 | $\mu \mathrm{A}$ |
| Supply Current (Standby) | IoN | OUT1 ON, other regulators OFF Iout1 $=0$ |  | 113 | 230 | $\mu \mathrm{A}$ |
| Supply Current (All Outputs On) |  | All regulators ON, IOUT_ = 0 |  | 367 | 680 | $\mu \mathrm{A}$ |
| BP Voltage |  | $\mathrm{I}_{\mathrm{BP}} \leq 1 \mathrm{nA}$ | 1.231 | 1.250 | 1.269 | V |
| BP Supply Rejection |  | $2.5 \mathrm{~V} \leq \mathrm{V}_{\text {IN } 1} \leq 5.5 \mathrm{~V}$ |  | 0.2 | 5 | mV |
| OUT1 REGULATOR |  |  |  |  |  |  |
| Output Accuracy |  | IOUT1 $=70 \mathrm{~mA}$ | -2 |  | 2 | \% |
| Output Accuracy (Line and Load) |  | $\begin{aligned} & 1 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT } 1} \leq 300 \mathrm{~mA}, \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\text {IN } 1} \leq 5.5 \mathrm{~V}, \text { V out } 1=1.8 \mathrm{~V} \end{aligned}$ | -3 |  | 3 | \% |
| Nominal Voltage Adjust Range |  | 32 steps through serial interface; Tables 2, 3 | 1.8 |  | 3.3 | V |
| Dropout Voltage |  | Iout1 = 1mA (Note 1) |  | 1 |  | mV |
|  |  | IOUT1 = 200mA (Note 1) |  | 73 | 125 |  |
| Load Regulation |  | $0.1 \mathrm{~mA} \leq \mathrm{l}_{\text {OUT } 1} \leq 300 \mathrm{~mA}$ |  | -0.003 |  | \%/mA |
| Line Regulation |  | $2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN} 1} \leq 5.5 \mathrm{~V}$, $\mathrm{V}_{\text {OUT } 1}=1.8 \mathrm{~V}$ | -0.15 | -0.03 | 0.11 | \%/V |
| Current Limit |  |  | 320 | 500 | 850 | mA |
| Output-Discharge Switch Resistance in Shutdown |  | Regulator output turned off |  | 25 | 300 | $\Omega$ |
| OUT1 Reset Threshold |  | OUT1 rising and falling | -9.5 | -7.5 | -5.5 | \% |
| Output Voltage Noise |  | $\mathrm{f}=10 \mathrm{~Hz}$ to 100 kHz , Cout $=4.7 \mu \mathrm{~F}$ |  | 45 |  | $\mu \mathrm{V}_{\text {RMS }}$ |

## CDMA Cellular/PCS System Power Supplies

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{\text {IN } 1 ~}=V_{\text {IN2/3 }}=V_{\text {IN4/5 }}=V_{\text {SCLK }}(S C K)=V_{\text {DIN }}(S D A)=V_{\overline{C S}}(A S)=V_{\overline{O F F}}=3.6 \mathrm{~V} ; \overline{\mathrm{ON}}=\mathrm{GND}=\mathrm{PGND}=0 ; \mathrm{RSO}, \mathrm{ONO}, \mathrm{DR} 1, \mathrm{DR} 2=\right.$ open; BP bypassed with $0.01 \mu \mathrm{~F}$, OUT1 bypassed with $4.7 \mu \mathrm{~F}$; OUT2, OUT3, OUT4, OUT5 bypassed with $2.2 \mu \mathrm{~F}$; OUT1-5 set to 2.98 V , $\mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $+\mathbf{8 5}^{\circ} \mathbf{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUT2-5 REGULATORS |  |  |  |  |  |  |
| Output Accuracy |  | IOUT_ $=50 \mathrm{~mA}$ | -2 |  | 2 | \% |
| Output Accuracy (Line and Load) |  | $\begin{aligned} & 1 \mathrm{~mA} \leq \mathrm{I}_{\text {OUT }_{-} \leq 150 \mathrm{~mA}} \\ & 2.5 \mathrm{~V} \leq \mathrm{VIN}_{-} \leq 5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}^{-} \end{aligned}=1.8 \mathrm{~V}$ | -3 |  | 3 | \% |
| Nominal Voltage Adjust Range |  | 32 steps through serial interface; Tables 2, 3 | 1.8 |  | 3.3 | V |
| Dropout Voltage |  | IOUT_ = 1mA (Note 1) |  | 1 |  | mV |
|  |  | Iout_ $=100 \mathrm{~mA}$ ( Note 1) |  | 50 | 100 |  |
| Load Regulation |  | $1 \mathrm{~mA} \leq$ IOUT_ $\leq 150 \mathrm{~mA}$ | -0.005 |  |  | \%/mA |
| Line Regulation |  | $2.5 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 5.5 \mathrm{~V}$, $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}$ | -0.15 | -0.02 | 0.11 | \%/V |
| Current Limit |  |  | 160 | 250 | 500 | mA |
| Output-Discharge Switch Resistance |  | Regulator output turned off |  | 110 | 300 | $\Omega$ |
| Output Voltage Noise |  | $\mathrm{f}=10 \mathrm{~Hz}$ to 100 kHz , Cout $=2.2 \mu \mathrm{~F}$ |  | 45 |  | $\mu \mathrm{V}_{\mathrm{RMS}}$ |

LOGIC AND CONTROL INPUTS (ON, OFF, RSO, DIN (SDA), SCLK (SCK), CS (AS))

| Reset Timer |  |  | 140 | 240 | 430 | ms |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Watchdog Timer |  |  | 35 | 60 | 110 | ms |
| Input Low Level | $\mathrm{V}_{\text {IL }}$ |  |  |  | 0.4 | V |
| Input High Level | $\mathrm{V}_{\mathrm{IH}}$ |  | 1.6 |  |  | V |
| SDA Output Low Level (MAX1799 only) |  | $\operatorname{IDIN}(\mathrm{SDA})=3 \mathrm{~mA}$ |  |  | 0.4 | V |
|  |  | $\operatorname{IDIN}($ SDA $)=6 \mathrm{~mA}$ |  |  | 0.6 |  |
| Logic Input Current |  | $0 \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{IN} 1} ; \overline{\mathrm{ON}}, \operatorname{DIN}(\mathrm{SDA})$, SCLK (SCK), and $\overline{C S}$ (AS) only | -1 |  | 1 | $\mu \mathrm{A}$ |
| $\overline{\text { OFF Pulldown Resistance }}$ |  | $\overline{\mathrm{OFF}}=5.5 \mathrm{~V}$ | 80 | 155 | 360 | k $\Omega$ |
| ONO Output Low Level |  | $\mathrm{IONO}=1 \mathrm{~mA}$ |  | 0.05 | 0.5 | V |
| ONO Output High Level |  | $\mathrm{IONO}=-1 \mathrm{~mA}$ | $\begin{gathered} \text { VOUT1 - } \\ 0.5 \end{gathered}$ |  |  | V |
| $\overline{\text { RSO }}$ Output Low Level |  | $\mathrm{I}_{\mathrm{RSO}}=1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN} 1}=1 \mathrm{~V}$ |  |  | 0.5 | V |
| $\overline{\text { RSO Output High Level }}$ (Internal Pullup Resistor) |  | I RSO $=0$ | $\begin{gathered} \text { VOUT1 - } \\ 0.5 \end{gathered}$ |  |  | V |
| $\overline{\text { RSO }}$ Reset Resistance |  | $\overline{\mathrm{RSO}}=2.48 \mathrm{~V}$ | 9 | 14 | 19 | k $\Omega$ |
| DR1, DR2 Output Low Level |  | I DR1 $=$ IDR2 $=100 \mathrm{~mA}$ |  | 0.2 | 0.5 | V |
| DR1, DR2 OFF Current (Leakage) | IOFF | $V_{\text {DR1 }}=\mathrm{V}_{\text {DR2 }}=5.5 \mathrm{~V}$ | -1 |  | 1 | $\mu \mathrm{A}$ |

## THERMAL SHUTDOWN

| Threshold |  |  | 160 | ${ }^{\circ} \mathrm{C}$ |
| :--- | :--- | :--- | :--- | :--- |
| Hysteresis |  |  | 10 | ${ }^{\circ} \mathrm{C}$ |

## CDMA Cellular/PCS System Power Supplies

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{I N 1}=V_{I N 2 / 3}=V_{I N 4 / 5}=V_{S C L K}(S C K)=V_{D I N}(S D A)=V_{\overline{C S}}(A S)=V \overline{O F F}=3.6 \mathrm{~V} ; \overline{\mathrm{ON}}=\mathrm{GND}=P G N D=0 ; R S O, O N O, D R 1, D R 2=\right.$ open; BP bypassed with $0.01 \mu$ F, OUT1 bypassed with $4.7 \mu \mathrm{~F}$; OUT2, OUT3, OUT4, OUT5 bypassed with $2.2 \mu \mathrm{~F}$; OUT1-5 set to 2.98 V , $\mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}^{2} \mathrm{C}$ (SMB) TIMING (MAX1799) |  |  |  |  |  |  |
| Clock Frequency | SCK |  |  |  | 400 | kHz |
| Bus-Free Time Between START and STOP | tBuF |  | 1.3 |  |  | $\mu \mathrm{s}$ |
| Hold Time Repeated START Condition | thD_STA |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| SCK Low Period | tLow |  | 1.3 |  |  | $\mu \mathrm{s}$ |
| SCK High Period | tHIGH |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| Setup Time Repeated START Condition | tSU_STA |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| Data Hold Time | thD_DAT |  | 0 |  |  | $\mu \mathrm{s}$ |
| Data Setup Time | tSU_DAT |  | 100 |  |  | ns |
| Maximum Pulse Width of Spikes that Must Be Suppressed by the Input Filter of Both SDA and SCK Signals | tSP |  |  | 50 |  | ns |
| Setup Time for STOP Condition | tSU_STO |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| SPI TIMING (MAX1798) |  |  |  |  |  |  |
| SCLK Clock Frequency | fsclk |  |  |  | 2 | MHz |
| SCLK Low Period | $\mathrm{t}_{\mathrm{c}}$ |  | 125 |  |  | ns |
| SCLK High Period | $t_{\text {ch }}$ |  | 125 |  |  | ns |
| Data Hold Time | thD_DAT |  | 0 |  |  | ns |
| Data Setup Time | tSU_DAT |  | 125 |  |  | ns |
| $\overline{\mathrm{CS}}$ Assertion to SCLK Rising Edge Setup Time | tCSS |  | 200 |  |  | ns |
| $\overline{\mathrm{CS}}$ Deassertion to SCLK Rising Edge Setup Time | tCS1 |  | 200 |  |  | ns |
| SCLK Rising Edge to $\overline{\mathrm{CS}}$ Deassertion | tcSH |  | 200 |  |  | ns |
| SCLK Rising Edge to $\overline{\mathrm{CS}}$ Assertion | tcso |  | 200 |  |  | ns |
| $\overline{\mathrm{CS}}$ High Period | tcsw |  | 300 |  |  | ns |

## CDMA Cellular/PCS System Power Supplies

## ELECTRICAL CHARACTERISTICS

$\left(V_{\text {IN } 1}=V_{\text {IN2/3 }}=V_{\text {IN4/5 }}=V_{\text {SCLK }}(S C K)=V_{\text {DIN }}(S D A)=V_{\overline{C S}}(A S)=V \overline{\mathrm{OFF}}=3.6 \mathrm{~V} ; \overline{\mathrm{ON}}=\mathrm{GND}=P G N D=0 ; R S O, O N O, D R 1, D R 2=\right.$ open; BP bypassed with $0.01 \mu$ F, OUT1 bypassed with $4.7 \mu \mathrm{~F}$; OUT2, OUT3, OUT4, OUT5 bypassed with $2.2 \mu \mathrm{~F}$; OUT1-5 set to 2.98 V , $\mathrm{T}_{\mathbf{A}}=\mathbf{- 4 0 ^ { \circ }} \mathbf{C}$ to $\mathbf{+ 8 5}^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IN1, IN2/3, IN4/5 Operating Voltage |  | (Note 1) | 2.5 |  | 5.5 | V |
| Undervoltage Lockout IN1 | VUVLO-1 | IN1 rising edge | 2.10 |  | 2.45 | V |
| Undervoltage Lockout IN2/3 | VUVLO-2/3 | IN2/3 rising edge | 2.10 |  | 2.45 | V |
| Undervoltage Lockout IN4/5 | VUVLO-4/5 | IN4/5 rising edge | 2.10 |  | 2.45 | V |
| Power-On Reset Threshold |  | IN1 falling edge | 0.9 |  | 2.1 | V |
| Supply Current in Shutdown | ISHDN | $\overline{\mathrm{OFF}}=0, \overline{\mathrm{ON}}=\mathrm{IN} 1$ |  |  | 10 | $\mu \mathrm{A}$ |
| Supply Current (Standby) | ION | OUT1 ON, other regulators OFF Iout1 = 0 |  |  | 230 | $\mu \mathrm{A}$ |
| Supply Current (All Outputs On) |  | All regulators ON, IOUT_ = 0 |  |  | 680 | $\mu \mathrm{A}$ |
| BP Voltage |  | $\mathrm{I}_{\mathrm{BP}} \leq 1 \mathrm{nA}$ | 1.225 |  | 1.275 | V |
| OUT1 REGULATOR |  |  |  |  |  |  |
| Output Accuracy |  | IOUT1 $=70 \mathrm{~mA}$ | -2.5 |  | 2.5 | \% |
| Output Accuracy (Line and Load) |  | $\begin{aligned} & 1 \mathrm{~mA} \leq \mathrm{I}_{\mathrm{OUT} 1} \leq 300 \mathrm{~mA} \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\text {IN } 1} \leq 5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT1 }}=1.8 \mathrm{~V} \end{aligned}$ | -3.5 |  | 3.5 | \% |
| Nominal Voltage Adjust Range |  | 32 steps through serial interface; Tables 2, 3 | 1.8 |  | 3.3 | V |
| Dropout Voltage |  | IOUT1 = 200mA (Note 1) |  |  | 125 | mV |
| Line Regulation |  | $2.5 \mathrm{~V} \leq \mathrm{V}_{\text {IN } 1} \leq 5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT } 1}=1.8 \mathrm{~V}$ | -0.15 |  | 0.11 | \%/V |
| Current Limit |  |  | 320 |  | 850 | mA |
| Output-Discharge Switch Resistance in Shutdown |  | Regulator output turned off |  |  | 300 | $\Omega$ |
| OUT1 Reset Threshold |  | OUT1 rising and falling | -9.5 |  | -5.5 | \% |
| OUT2-5 REGULATORS |  |  |  |  |  |  |
| Output Accuracy |  | $\mathrm{I}_{\text {OUT_ }}=50 \mathrm{~mA}$ | -2.5 |  | 2.5 | \% |
| Output Accuracy (Line and Load) |  | $\begin{aligned} & 1 \mathrm{~mA} \leq \text { louT }_{-} \leq 150 \mathrm{~mA}, \\ & 2.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}_{-}} \leq 5.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT- }}=1.8 \mathrm{~V} \end{aligned}$ | -3.5 |  | 3.5 | \% |
| Nominal Voltage Adjust Range |  | 32 steps through serial interface; Tables 2, 3 | 1.8 |  | 3.3 | V |
| Dropout Voltage |  | Iout_ = 100mA (Note 1) |  |  | 100 | mV |
| Line Regulation |  | $2.5 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 5.5 \mathrm{~V}$, $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}$ | -0.15 |  | 0.11 | \%/V |
| Current Limit |  |  | 160 |  | 500 | mA |
| Output-Discharge Switch Resistance in Shutdown |  | Regulator output turned off |  |  | 300 | $\Omega$ |

## CDMA Cellular/PCS System Power Supplies

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{I N 1}=V_{I N 2 / 3}=V_{\text {IN4/5 }}=V_{S C L K}(S C K)=V_{\text {DIN }}(S D A)=V_{\overline{C S}}(A S)=V_{\overline{O F F}}=3.6 \mathrm{~V} ; \overline{\mathrm{ON}}=\mathrm{GND}=\mathrm{PGND}=0 ; \mathrm{RSO}, \mathrm{ONO}, \mathrm{DR} 1, \mathrm{DR} 2=\right.$ open; BP bypassed with $0.01 \mu$ F, OUT1 bypassed with $4.7 \mu$ F; OUT2, OUT3, OUT4, OUT5 bypassed with $2.2 \mu \mathrm{~F}$; OUT1-5 set to 2.98 V , $\mathrm{T}_{\mathbf{A}}=\mathbf{- 4 0 ^ { \circ }} \mathbf{C}$ to $\mathbf{+ 8 5}^{\circ} \mathbf{C}$, unless otherwise noted.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LOGIC AND CONTROL INPUTS ( $\overline{\mathbf{O N}}, \overline{\mathrm{OFF}}, \overline{\mathrm{RSO}}$, DIN (SDA), SCLK (SCK), $\overline{\mathrm{CS}}$ (AS)) |  |  |  |  |  |  |
| Reset Timer |  |  | 140 |  | 430 | ms |
| Watchdog Timer |  |  | 35 |  | 110 | ms |
| Input Low Level | $\mathrm{V}_{\text {IL }}$ |  |  |  | 0.4 | V |
| Input High Level | $\mathrm{V}_{\mathrm{IH}}$ |  | 1.6 |  |  | V |
| SDA Output Low Level (MAX1799 only) |  | $\operatorname{IDIN}(\mathrm{SDA})=3 \mathrm{~mA}$ |  |  | 0.4 | V |
|  |  | $\operatorname{IDIN}(\mathrm{SDA})=6 \mathrm{~mA}$ |  |  | 0.6 |  |
| Logic Input Current |  | $0 \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{IN} 1} ; \overline{\mathrm{ON}}, \mathrm{DIN}$ (SDA), SCLK (SCK), and $\overline{C S}$ (AS) only | -1 |  | 1 | $\mu \mathrm{A}$ |
| $\overline{\text { OFF Pulldown Resistance }}$ |  | $\overline{\mathrm{OFF}}=5.5 \mathrm{~V}$ | 80 |  | 360 | k ת |
| ONO Output Low Level |  | $\mathrm{IONO}=1 \mathrm{~mA}$ |  |  | 0.5 | V |
| ONO Output High Level |  | $\mathrm{IONO}=-1 \mathrm{~mA}$ | $\begin{gathered} \text { VouT1 - } \\ 0.5 \end{gathered}$ |  |  | V |
| $\overline{\text { RSO Output Low Level }}$ |  | $\mathrm{I}_{\mathrm{RSO}}=1 \mathrm{~mA}, \mathrm{~V}_{\text {IN } 1}=1 \mathrm{~V}$ |  |  | 0.5 | V |
| $\overline{\text { RSO Output High Level }}$ (Internal Pullup Resistor) |  | IRSO $=0$ | $\begin{gathered} \hline \text { VOUT1 - } \\ 0.5 \end{gathered}$ |  |  | V |
| $\overline{\mathrm{RSO}}$ Reset Resistance |  | $\overline{\mathrm{RSO}}=2.48 \mathrm{~V}$ | 9 |  | 19 | $\mathrm{k} \Omega$ |
| DR1, DR2 Output Low Level |  | $\mathrm{l}_{\text {DR1 }}=\mathrm{I}_{\text {DR2 }}=100 \mathrm{~mA}$ |  |  | 0.5 | V |
| DR1, DR2 OFF Current (Leakage) | lofF | $V_{\text {DR1 }}=\mathrm{V}_{\mathrm{DR} 2}=5.5 \mathrm{~V}$ | -1 |  | 1 | $\mu \mathrm{A}$ |
| $\mathrm{I}^{2} \mathrm{C}$ (SMB) TIMING (MAX1799) |  |  |  |  |  |  |
| Clock Frequency | SCK |  |  |  | 400 | kHz |
| Bus-Free Time Between START and STOP | tBUF |  | 1.3 |  |  | $\mu \mathrm{s}$ |
| Hold Time Repeated START Condition | thD_STA |  | 0.6 |  |  | $\mu \mathrm{S}$ |
| SCK Low Period | tlow |  | 1.3 |  |  | $\mu \mathrm{s}$ |
| SCK High Period | tHIGH |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| Setup Time Repeated START Condition | tSU_STA |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| Data Hold Time | thD_DAT |  | 0 |  |  | $\mu \mathrm{s}$ |
| Data Setup Time | tSU_DAT |  | 100 |  |  | ns |
| Setup Time for STOP Condition | tSU_STO |  | 0.6 |  |  | $\mu \mathrm{s}$ |

## CDMA Cellular/PCS System Power Supplies

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\text {IN } 1}=\mathrm{V}_{\text {IN2/3 }}=\mathrm{V}_{\text {IN4/5 }}=\mathrm{V}_{\text {SCLK }}(S C K)=\mathrm{V}_{\text {DIN }}(\mathrm{SDA})=\mathrm{V}_{\overline{\mathrm{CS}}}(\mathrm{AS})=\mathrm{V}_{\overline{\mathrm{OFF}}}=3.6 \mathrm{~V} ; \overline{\mathrm{ON}}=\mathrm{GND}=\mathrm{PGND}=0 ; \mathrm{RSO}, \mathrm{ONO}, \mathrm{DR} 1, \mathrm{DR} 2=\right.$ open; BP bypassed with $0.01 \mu$ F, OUT1 bypassed with $4.7 \mu \mathrm{~F}$; OUT2, OUT3, OUT4, OUT5 bypassed with $2.2 \mu \mathrm{~F}$; OUT1-5 set to 2.98 V , $\mathrm{T}_{\mathbf{A}}=-\mathbf{4 0 ^ { \circ }} \mathbf{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathbf{C}$, unless otherwise noted.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SPI TIMING (MAX1799) |  |  |  |  |  |  |
| SCLK Clock Frequency | fsclk |  |  |  | 2 | MHz |
| SCLK Low Period | $\mathrm{t}_{\mathrm{c}}$ |  | 125 |  |  | ns |
| SCLK High period | $\mathrm{t}_{\text {ch }}$ |  | 125 |  |  | ns |
| Data Hold Time | thD_DAT |  | 0 |  |  | ns |
| Data Setup Time | tSU_DAT |  | 125 |  |  | ns |
| $\overline{\mathrm{CS}}$ Assertion to SCLK Rising Edge Setup Time | tCSS |  | 200 |  |  | ns |
| $\overline{\mathrm{CS}}$ Deassertion to SCLK Rising Edge Setup Time | tCS1 |  | 200 |  |  | ns |
| SCLK Rising Edge to $\overline{\mathrm{CS}}$ Deassertion | tcse |  | 200 |  |  | ns |
| SCLK Rising Edge to $\overline{\mathrm{CS}}$ Assertion | tcso |  | 200 |  |  | ns |
| $\overline{\mathrm{CS}}$ High Period | tcsw |  | 300 |  |  | ns |

Note 1: The dropout voltage is defined as $\left(V_{I N}-V_{\text {OUT }}\right)$ when $V_{\text {OUT }}$ is 100 mV below the value of $\mathrm{V}_{\text {OUT }}$ for $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {OUT }}+1 \mathrm{~V}$. Note 2: Specifications to $-40^{\circ} \mathrm{C}$ are guaranteed by design, not production tested.

## CDMA Cellular/PCS System Power Supplies



GROUND-PIN CURRENT (OUT1)
vs. LOAD CURRENT


DROPOUT VOLTAGE (OUT1) vs. LOAD CURRENT



OUTPUT VOLTAGE ACCURACY (OUT1) vs. TEMPERATURE


GROUND-PIN CURRENT (OUT1) vs. TEMPERATURE


POWER-SUPPLY REJECTION RATIO

vs. FREQUENCY


## CDMA Cellular/PCS System Power Supplies

## Typical Operating Characteristics (continued)

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


OUTPUT NOISE

$100 \mu \mathrm{~s} / \mathrm{div}$

LINE-TRANSIENT RESPONSE


20 $\mu \mathrm{s} / \mathrm{div}$


LOAD-TRANSIENT RESPONSE

$2 \mu \mathrm{~s} / \mathrm{div}$

CHANNEL-TO-CHANNEL ISOLATION
vs. FREQUENCY


LOAD-TRANSIENT RESPONSE
(NEAR DROPOUT)


SAFE OPERATING AREA (POWER DISSIPATION LIMIT)


## CDMA Cellular/PCS System Power Supplies

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | $\overline{\mathrm{CS}}$ (AS) | Chip Select Input for SPI (MAX1798). Address Select Input for I ${ }^{2} \mathrm{C}$ (MAX1799). |
| 2 | $\begin{aligned} & \text { SCLK } \\ & \text { (SCK) } \end{aligned}$ | Clock Input for Serial Interface. Data is read on the rising edge of the clock. SCLK for MAX1798. SCK for MAX1799. |
| 3 | $\begin{gathered} \text { DIN } \\ \text { (SDA) } \end{gathered}$ | Data Input for Serial Interface. Data is read on the rising edge of the clock. DIN for MAX1798. SDA for MAX1799. |
| 4 | ONO | ON Output. Indicates the state of $\overline{\mathrm{ON}}$. After initial power-up, the logic level of this pin follows that of $\overline{\mathrm{ON}}$. Used to signal the microcontroller ( $\mu \mathrm{C}$ ) for an OFF request (allows push-on/push-off). |
| 5 | GND | Ground |
| 6 | BP | 1.25V Reference Bypass. Connect a 0.01 HF bypass capacitor to GND for reduced noise. Do not load this pin. |
| 7 | PGND | Power Ground |
| 8 | $\overline{\mathrm{RSO}}$ | Reset Output. Holds the $\mu \mathrm{C}$ system reset line low during initial startup and whenever OUT1 falls out of regulation. $\overline{\text { RSO }}$ has a $140 \mathrm{~ms}(\mathrm{~min})$ timeout period and is an open-drain output with an internal $14 \mathrm{k} \Omega$ pullup to OUT1. The $\overline{\mathrm{RSO}}$ line maintains a valid low output level for IN1 as low as 1 V . |
| 9 | DR1 | $2 \Omega$ Open-Drain Driver Output 1. Maximum sink current is 150 mA ( 100 mARMS ). Can drive up to 10 LEDs for backlight or a vibrator motor. |
| 10 | DR2 | $2 \Omega$ Open-Drain Driver Output 2. Maximum sink current is 150 mA ( 100 mARMS ). Can drive up to 10 LEDs for backlight or a vibrator motor. |
| 11 | $\overline{\text { OFF }}$ | OFF Input. A low level to this pin when $\overline{\mathrm{ON}}$ is high turns off the IC once the watchdog timer has timed out. A high-level input keeps the chip on. There is an internal $155 \mathrm{k} \Omega$ pulldown resistor at this input. |
| 12 | OUT5 | Output 5, Output of Linear Regulator 5; 150mA (max) output current. Connect a $2.2 \mu \mathrm{~F}$ ceramic bypass capacitor to PGND. |
| 13 | IN4/5 | Supply Inputs 4 and 5. Voltage supply for Linear Regulators 4 and 5. |
| 14 | OUT4 | Output 4, Output of Linear Regulator 4; 150mA (max) output current. Connect a $2.2 \mu \mathrm{~F}$ ceramic bypass capacitor to PGND. |
| 15 | OUT1 | Output 1, Output of Linear Regulator 1; 300mA (max) output current. Connect a $4.7 \mu \mathrm{~F}$ ceramic bypass capacitor to PGND. |
| 16 | IN1 | Supply Input 1. Voltage supply for Linear Regulator 1 and serial interface. |
| 17 | OUT3 | Output 3, Output of Linear Regulator 3; 150mA (max) output current. Connect a $2.2 \mu \mathrm{~F}$ ceramic bypass capacitor to PGND. |
| 18 | IN2/3 | Supply Inputs 2 and 3. Voltage supply for Linear Regulators 2 and 3. |
| 19 | OUT2 | Output 2, Output of Linear Regulator 2; 150 mA (max) output current. Connect a $2.2 \mu \mathrm{~F}$ ceramic bypass capacitor to PGND. |
| 20 | $\overline{\mathrm{ON}}$ | ON Input. An active-low turns on the device, enabling LDO1, RESET, the ON/OFF logic, and the serial interface. |

# CDMA Cellular/PCS System Power Supplies 

## Table 1. Control Data Byte

| FUNCTION | COMMAND |  |  | DIN (SDA) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | C2 | C1 | C0 | D4 | D3 | D2 | D1 | D0 |
| Update DAC Outputs | 0 | 0 | 0 | U5 |  |  | U2 | U1 |
| OUT1 DAC | 0 | 0 | 1 | DAC1 (Table 2) |  |  |  |  |
| OUT2 DAC | 0 | 1 | 0 | DAC1 (Table 2) |  |  |  |  |
| OUT3 DAC | 0 | 1 | 1 | DAC1 (Table 2) |  |  |  |  |
| OUT4 DAC | 1 | 0 | 0 | DAC1 (Table 2) |  |  |  |  |
| OUT5 DAC | 1 | 0 | 1 | DAC1 (Table 2) |  |  |  |  |
| Driver Outputs | 1 | 1 | 0 | X | X | X | DR2 | DR1 |
| ON/OFF Control | 1 | 1 | 1 | ON5 | ON4 | ON3 | ON2 | ON1 |

Note: C2 is MSB, and DO is $\angle S B . X=$ Don't care.

## Detailed Description

The MAX1798/MAX1799 drive CDMA cellular and PCS handsets or systems with inputs from 2.5 V to 5.5 V . The devices contain five LDOs, two open-drain outputs, and a reset output as shown in Figure 1. All outputs are individually programmable through either an SPI (MAX1798) or ${ }^{2} \mathrm{C}$ (MAX1799) serial-port interface. The outputs may be turned on or off individually through the serial interface. Their output voltages are adjustable from 1.8 V to 3.3 V in 32 increments. At power-up, all outputs are at a default value of 2.98 V , but only OUT1 is on. OUT1 is rated for 300 mA and optimized for low dropout. OUT2-5 are rated for 150 mA . All LDOs are optimized for low noise, high isolation, and low dropout.

## Linear Regulator 1

Regulator 1 is a low-dropout linear regulator that sources 300 mA (max), operating from a 2.5 V to 5.5 V input voltage ( $\mathrm{V} / \mathrm{N}_{1}$ ). OUT1 is turned on by using the on button. OUT1 is turned off by using either the off pin or the serial port. Its output can be adjusted from 1.8 V to 3.3 V from the SPI or $1^{2} \mathrm{C}$ serial-port interface by setting the control data byte (Table 1). OUT1 is always on when the MAX1798/MAX1799 are on. If OUT1 is turned off, the entire IC shuts down. If $\mathrm{V}_{\mathrm{IN} 1}$ falls below 1 V , a POR circuit resets all LDO voltages to 2.98 V and OUT1 is left on while OUT2-5 are turned off.

## Linear Regulators 2-5

 Regulators 2-5 are LDOs that source 150 mA (max) from input voltages ( $\mathrm{V}_{\mathrm{IN} 2 / 3}$ and $\mathrm{V}_{\mathrm{IN} 4 / 5}$ ) of 2.5 V to 5.5 V . OUT2-5 can be turned on or off and adjusted from 1.8 V to 3.3 V through the SPI or $\mathrm{I}^{2} \mathrm{C}$ serial-port interface by setting the control data byte (Table 1). At power-up, OUT2-5 are set to 2.98 V , but turned off. The control data byte must be used to turn them on. If $\mathrm{V}_{\mathrm{IN} 1}$ fallsbelow 1V, a POR circuit resets all LDO voltages to 2.98 V and OUT2-5 are turned off. If $\mathrm{V}_{\mathrm{IN} 2 / 3}$ or $\mathrm{V}_{\mathrm{IN} 4 / 5}$ fall below 2.15V, the UVLO circuit turns off the corresponding output, but all LDO voltages remain at their prior settings. OUT2-5 are optimized for low noise and high isolation.

## Open-Drain Outputs

The open-drain N-channel MOSFETs (DR1 and DR2, Figure 2) have a nominal $2 \Omega$ on-resistance and can be used to drive up to 10 LEDs for backlight or a vibrator motor. DR1 and DR2 can sink 100mArms (max). At power-up, DR1 and DR2 are high impedance and are commanded on by the control data byte.
$\overline{\boldsymbol{R S O}}$
$\overline{\mathrm{RSO}}$ is an open-drain output, connected to OUT1 through an internal $14 \mathrm{k} \Omega$ resistor. At power-up, OUT1 turns on and $\overline{\mathrm{RSO}}$ is held low for 140 ms (min). When RSO goes high, $\overline{\text { OFF }}$ must be brought high within 35 ms to keep OUT1 on. Otherwise, if OFF is low, the watchdog timer circuit counts down 35 ms ( min ), and $\overline{\mathrm{RSO}}$ is actively held low while the entire device turns off.
$\overline{\text { RSO }}$ goes low when OUT1 droops by more than $7.5 \%$ $\pm 2 \%$ of its programmed output voltage. $\overline{\mathrm{RSO}}$ stays low for $140 \mathrm{~ms}(\mathrm{~min})$ after OUT1 rises above the threshold. During this time, the watchdog timer circuit is inactive.

## $\overline{\mathbf{O N}}$ and $\overline{\mathbf{O F F}}$ Logic

See Figure 3. The MAX1798/MAX1799 power up when $\mathrm{V}_{\mathrm{IN} 1}$ is greater than 2.5 V and $\overline{\mathrm{ON}}$ is low ( $\overline{\mathrm{ON}}$ button is pressed down momentarily). When $\overline{O N}$ returns high, the device remains on. It turns on OUT1 and the serial interface port. Once OUT1 is in regulation, $\overline{\mathrm{RSO}}$ stays low an additional $140 \mathrm{~ms}(\mathrm{~min})$. At this time, OUT1 is on and set to 2.98 V , while OUT2-5 are disabled and set to

## CDMA Cellular/PCS System Power Supplies



Figure 1. Typical Application Circuit/Functional Diagram
$\qquad$

## CDMA Cellular/PCS System Power Supplies



Figure 2. ${ }^{1}$ $C$-Compatible Serial-Interface Timing Diagram


Figure 3. Push-On/Push-Off Startup and Shutdown Timing Diagram
2.98 V . To stay on, the $\overline{\text { OFF }}$ pin must be in a high state within $35 \mathrm{~ms}(\mathrm{~min})$ or the device will shut down and can only be turned on by pressing the $\overline{\mathrm{ON}}$ button. While $\overline{O N}$ is held low, the status of $\overline{\text { OFF }}$ is irrelevant and OUT1 and the serial port are on.
After initial power-up, the logic level of ONO follows the logic level of ON but is level-shifted to OUT1 high voltage. This signal can be used to interrupt the system controller, which can subsequently manage an orderly shutdown through the serial port by turning off OUT1.

## Hard Shutdown

To shut down the MAX1798/MAX1799, drive OFF low or allow the internal resistor to pull down $\overline{\mathrm{OFF}}$ while $\overline{\mathrm{ON}}$ is high. The device shuts down after the watchdog timer has cleared ( 35 ms min, 52 ms typ). During shutdown, all LDO outputs and $\overline{\mathrm{RSO}}$ are actively pulled to GND, the open-drain drivers are in a high-impedance state, and the serial port and reset timer are inactive. Previously programmed output voltage data is retained in the internal registers as long as $\mathrm{VIN1}>2.1 \mathrm{~V}$. If the device is turned back on by the ON button, OUT1 automatically is enabled with the preshutdown output voltage. OUT2-5 automatically return to their preshutdown

# CDMA Cellular/PCS System Power Supplies 

voltages once they are enabled through the serial interface.

## Soft Shutdown

The serial port can also be used to shut down the MAX1798/MAX1799. Using the control data byte to disable OUT1 will shut down the entire device. Once shut down, the only means to turn on the device is through a momentary low on the $\overline{\mathrm{ON}}$ button.

Control Data Byte
The control data byte is 8 bits long ( 3 command bits and 5 data bits). The first 3 bits specify the action to be taken, while the last 5 bits set the output voltage or ON/OFF status. Each regulator has an individual DAC that sets the output voltage. The DAC registers are double buffered to allow for simultaneous updating of all outputs. The output voltage is programmed per Table 2 or Table 3. At power-up, if no specific voltage is programmed, OUT1-5 will be set for 2.98 V . All DAC programming must be shifted from the double buffer to the DACs with the update DAC command (Table 1, 000XXXXX) for the programmed voltages to be seen at the LDO outputs. The DACs can be updated one at a time or all at once after all desired outputs are programmed. The ON/OFF status of the LDOs and drivers is not double buffered and takes immediate effect upon $\overline{\mathrm{CS}}$ returning high (SPI compatible) or upon the ninth rising edge of SCK during the command byte (Figure 2, edge L). A one turns on the LDO output or driver output, and a zero turns it off.

## SPI-Compatible Serial Interface

Use an SPI-compatible 3-wire serial interface with the MAX1798 to control the ON/OFF state and output voltage of each regulator, the ON/OFF state of the drivers, and to shut down the device. Figures 4 a and 4 b are timing diagrams for the SPI protocol. The MAX1798 is a write-only device and uses $\overline{\mathrm{CS}}$ along with SCLK and DIN to communicate. The serial port operates when the device is enabled, even when $\overline{\mathrm{RSO}}$ is low. The MAX1798 can support a 2 MHz (max) data rate. This SPI-compatible port uses the CPOL $=\mathrm{CPHA}=0$ protocol.

## $\mathbf{I}^{\mathbf{2}} \mathbf{C}$-Compatible Serial Interface

Use an $I^{2} \mathrm{C}$-compatible 2-wire serial interface with the MAX1799 to control the ON/OFF state and output voltage of each regulator, the ON/OFF state of the drivers, and to shut down the device. Use standard $I^{2} \mathrm{C}$-compatible write-byte commands to program the IC. Figure 2 is a timing diagram for the $\mathrm{I}^{2} \mathrm{C}$ protocol. The MAX1799 is always a slave to the bus master. The serial port operates when the device is enabled, even when OUT1 and $\overline{\text { RSO }}$ are low. When AS is high, the
address is 0111111. When AS is low, the address is 1001111. Two MAX1799 devices can be controlled by a single bus master.

## Output Voltage

The MAX1798/MAX1799 are supplied with factory-set output voltages. At power-up, all DACS are set for 2.98 V , while only OUT1 is enabled; all other LDO outputs and drivers are off. OUT2-5, DR1, and DR2 must be enabled on with the serial port. OUT2-5 can be individually programmed through the serial port from 1.8 V to 3.3 V in 32 steps, either while on or off. OUT1 can be programmed in 32 steps from 1.8 V to 3.3 V only while on. (If OUT1 is off, the serial port is also off, and OUT1 cannot be programmed.) If OUT1 is turned off through the serial port or the OFF pin, the entire chip, including the serial port, will be shut down. However, all previously programmed DAC settings will be retained as long as a valid supply voltage is maintained on IN1 (VIN1 > 2.1V).

## Current Limit

The MAX1798/MAX1799 include current limiting on each LDO output. OUT1 has a current limit set at 500 mA ( 320 mA min ), while OUT2-5 have current limits set at 250 mA ( 160 mA min ). When the LDO output is in current limit, the current-limiter device monitors and controls the pass transistor's gate voltage, limiting the output current available from the LDO. Once the excessive load is removed, normal function resumes automatically.

## Thermal-Overload Protection

The MAX1798/MAX1799 integrate a separate thermal monitor for each linear regulator. When the junction temperature of any LDO exceeds $T_{J}=+160^{\circ} \mathrm{C}$, the specific thermal sensor signals the shutdown logic, turning off the pass transistor and allowing that LDO to cool. The thermal sensor turns the pass transistor on again after the LDO's junction temperature cools by $10^{\circ} \mathrm{C}$, resulting in a pulsed output during continuous thermal-overload conditions. Due to the substrate's thermal conductivity, a thermal overload on one LDO may possibly affect other LDOs on the device.
Thermal-overload protection is designed to protect the MAX1798/MAX1799 in the event of fault conditions. For continual operation, do not exceed the absolute maximum junction-temperature rating of $\mathrm{T}_{\mathrm{J}}=+150^{\circ} \mathrm{C}$.

## Noise Reduction

Bypass BP to GND with an external $0.01 \mu \mathrm{~F}$ bypass capacitor. The MAX1798/MAX1799 exhibit $45 \mu V_{\text {RMS }}$ of output voltage noise. Graphs of Output Noise vs. Load Current, Output Noise ( 10 Hz to 100 kHz ), PSRR vs.

## CDMA Cellular/PCS System Power Supplies

Table 2. OUT1-5 Output Voltages (Binary Format)

|  | DAC_DATA |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OUT1OUT5 | D4 | D3 | D2 | D1 | D0 |
| 1.800 | 0 | 0 | 0 | 0 | 0 |
| 1.827 | 0 | 0 | 0 | 0 | 1 |
| 1.854 | 0 | 0 | 0 | 1 | 0 |
| 1.883 | 0 | 0 | 0 | 1 | 1 |
| 1.912 | 0 | 0 | 1 | 0 | 0 |
| 1.942 | 0 | 0 | 1 | 0 | 1 |
| 1.974 | 0 | 0 | 1 | 1 | 0 |
| 2.006 | 0 | 0 | 1 | 1 | 1 |
| 2.039 | 0 | 1 | 0 | 0 | 0 |
| 2.074 | 0 | 1 | 0 | 0 | 1 |
| 2.109 | 0 | 1 | 0 | 1 | 0 |
| 2.146 | 0 | 1 | 0 | 1 | 1 |
| 2.184 | 0 | 1 | 1 | 0 | 0 |
| 2.224 | 0 | 1 | 1 | 0 | 1 |
| 2.265 | 0 | 1 | 1 | 1 | 0 |
| 2.308 | 0 | 1 | 1 | 1 | 1 |
| 2.352 | 1 | 0 | 0 | 0 | 0 |
| 2.398 | 1 | 0 | 0 | 0 | 1 |
| 2.445 | 1 | 0 | 0 | 1 | 0 |
| 2.495 | 1 | 0 | 0 | 1 | 1 |
| 2.547 | 1 | 0 | 1 | 0 | 0 |
| 2.601 | 1 | 0 | 1 | 0 | 1 |
| 2.657 | 1 | 0 | 1 | 1 | 0 |
| 2.716 | 1 | 0 | 1 | 1 | 1 |
| 2.777 | 1 | 1 | 0 | 0 | 0 |
| 2.842 | 1 | 1 | 0 | 0 | 1 |
| 2.909 | 1 | 1 | 0 | 1 | 0 |
| 2.980 | 1 | 1 | 0 | 1 | 1 |
| 3.054 | 1 | 1 | 1 | 0 | 0 |
| 3.132 | 1 | 1 | 1 | 0 | 1 |
| 3.214 | 1 | 1 | 1 | 1 | 0 |
| 3.300 | 1 | 1 | 1 | 1 | 1 |

Table 3. OUT1-5 Output Voltages (Hexadecimal Format)

|  | DAC_DATA |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OUT1OUT5 | OUT5 | OUT4 | OUT3 | OUT2 | OUT1 |
| 1.800 | A0 | 80 | 60 | 40 | 20 |
| 1.827 | A1 | 81 | 61 | 41 | 21 |
| 1.854 | A2 | 82 | 62 | 42 | 22 |
| 1.883 | A3 | 83 | 63 | 43 | 23 |
| 1.912 | A4 | 84 | 64 | 44 | 24 |
| 1.942 | A5 | 85 | 65 | 45 | 25 |
| 1.974 | A6 | 86 | 66 | 46 | 26 |
| 2.006 | A7 | 87 | 67 | 47 | 27 |
| 2.039 | A8 | 88 | 68 | 48 | 28 |
| 2.074 | A9 | 89 | 69 | 49 | 29 |
| 2.109 | AA | 8A | 6A | 4A | 2 A |
| 2.146 | AB | 8B | 6B | 4B | 2B |
| 2.184 | AC | 8C | 6C | 4C | 2C |
| 2.224 | AD | 8D | 6D | 4D | 2D |
| 2.265 | AE | 8E | 6E | 4E | 2E |
| 2.308 | AF | 8F | 6F | 4F | 2 F |
| 2.352 | B0 | 90 | 70 | 50 | 30 |
| 2.398 | B1 | 91 | 71 | 51 | 31 |
| 2.445 | B2 | 92 | 72 | 52 | 32 |
| 2.495 | B3 | 93 | 73 | 53 | 33 |
| 2.547 | B4 | 94 | 74 | 54 | 34 |
| 2.601 | B5 | 95 | 75 | 55 | 35 |
| 2.657 | B6 | 96 | 76 | 56 | 36 |
| 2.716 | B7 | 97 | 77 | 57 | 37 |
| 2.777 | B8 | 98 | 78 | 58 | 38 |
| 2.842 | B9 | 99 | 79 | 59 | 39 |
| 2.909 | BA | 9A | 7A | 5A | 3A |
| 2.980 | BB | 9B | 7B | 5B | 3B |
| 3.054 | BC | 9C | 7 C | 5C | 3C |
| 3.132 | BD | 9D | 7D | 5D | 3D |
| 3.214 | BE | 9E | 7E | 5E | 3E |
| 3.300 | BF | 9 F | 7F | 5F | 3F |

## CDMA Cellular/PCS System Power Supplies



Figure 4a. Serial-Interface Timing Diagram


Figure 4b. Detailed Serial-Interface Timing Diagram

Frequency, and Channel-to-Channel Isolation vs. Frequency appear in the Typical Operating Characteristics.

## Applications Information

## Capacitor Selection and Regulator Stability

Use a $10 \mu \mathrm{~F}$ low-ESR ceramic capacitor on the MAX1798/ MAX1799's input if all the supply inputs are connected together. Larger input capacitance and lower ESR provide better supply-noise rejection and line-transient response. If $\operatorname{IN} 1, \mathrm{IN} 2 / 3$, and $\operatorname{IN} 4 / 5$ are connected to different supply voltages, bypass each input with a $4.7 \mu \mathrm{~F}$ low-ESR ceramic capacitor.

A minimum $4.7 \mu \mathrm{~F}$ low-ESR ceramic capacitor is recommended on OUT1, and a minimum $2.2 \mu \mathrm{~F}$ low-ESR ceramic capacitor is recommended on OUT2-5. The MAX1798/MAX1799 are stable with output capacitors in the ESR range of $10 \mathrm{~m} \Omega$ to $1 \Omega$. Use larger capacitors to reduce noise and improve load-transient response, stability, and power-supply rejection.
Note that some ceramic dielectrics exhibit large capacitance and ESR variation with temperature. With dielectrics such as $\mathrm{Z5U}$ and Y 5 V , it may be necessary to use a minimum $4.7 \mu \mathrm{~F}$ on OUT2-5 to ensure stability at temperatures below $-10^{\circ} \mathrm{C}$. With X7R or X5R dielectrics, $2.2 \mu \mathrm{~F}$ should be sufficient at all operating temperatures. Tantalum capacitors may cause instabili-

## CDMA Cellular/PCS System Power Supplies

ty with the MAX1798/MAX1799 and are not recommended for this application.
Use a $0.01 \mu \mathrm{~F}$ bypass capacitor at BP for low output voltage noise. Increasing the capacitance will slightly decrease the output noise but will increase the startup time. Values above $0.1 \mu \mathrm{~F}$ provide no performance advantage and are not recommended.

## Line-Transient Considerations

The MAX1798/MAX1799 are designed to deliver low dropout voltages and low quiescent currents in batterypowered systems. Power-supply rejection is $>60 \mathrm{~dB}$ at low frequencies and rolls off above 10 kHz . See the Power-Supply Rejection Ratio (PSRR) vs. Frequency graph in the Typical Operating Characteristics.
When operating from sources other than batteries, improved supply-noise rejection and transient response can be achieved by increasing the values of the input and output bypass capacitors and through passive filtering techniques. The Typical Operating Characteristics show the MAX1798/MAX1799 line- and loadtransient responses.


#### Abstract

Load-Transient Considerations The MAX1798/MAX1799 load-transient response graphs (see Typical Operating Characteristics) show three components of the output response: the output capacitor's ESR spike, the regulator's transient settling response, and the DC shift due to the LDO's load regulation. Increasing the output capacitor's value and decreasing the ESR reduce the overshoot.


Dropout Voltage
A regulator's minimum input-output voltage differential (dropout voltage) determines the lowest usable supply voltage. In battery-powered systems, this determines the useful end-of-life battery voltage. Because the MAX1798/MAX1799 use P-channel MOSFET pass transistors, their dropout voltage is a function of drain-tosource on-resistance (RDS(ON)) multiplied by the load current. See the Dropout Voltage (OUT1) vs. Load Current graph in the Typical Operating Characteristics.

Chip Information
TRANSISTOR COUNT: 1735

Pin Configuration


## CDMA Cellular/PCS System Power Supplies



Note: MAX1798 and MAX1799 do have an exposed pad (EP).

## CDMA Cellular/PCS System Power Supplies

NOTES

# CDMA Cellular/PCS System Power Supplies 

## NOTES

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

