

www.ti.com



TPS73201-Q1, TPS73215-Q1, TPS73216-Q1 TPS73218-Q1, TPS73225-Q1, TPS73230-Q1 TPS73233-Q1, TPS73250-Q1

SGLS303A-MAY 2005-REVISED JUNE 2005

Cap-Free, NMOS, 250-mA Low Dropout Regulator with Reverse Current Protection

FEATURES

- Qualification in Accordance With AEC-Q100 (1)
- Qualified for Automotive Applications
- Customer-Specific Configuration Control Can Be Supported Along With Major-Change Approval
- Stable with No Output Capacitor or Any Value or Type of Capacitor
- Input Voltage Range: 1.7 V to 5.5 V
- Ultralow Dropout Voltage: 40 mV Typ at 250 mA
- Excellent Load Transient Response—With or Without Optional Output Capacitor
- New NMOS Topology Provides Low Reverse Leakage Current
- Low Noise: 30 μV_{RMS} Typ (10 kHz to 100 kHz)
- 0.5% Initial Accuracy
- 1% Overall Accuracy (Line, Load, and Temperature)
- Less Than 1 μA Max I_Q in Shutdown Mode
- Thermal Shutdown and Specified Min/Max Current Limit Protection
- Available in Multiple Output Voltage Versions
 - Fixed Outputs of 1.2 V, 1.5 V, 1.6 V, 1.8 V,
 2.5 V, 3 V, 3.3 V, and 5 V
 - Adjustable Outputs From 1.2 V to 5.5 V
 - Custom Outputs Available

 (1)Contact Texas Instruments for details. Q100 qualification
 data available on request.


APPLICATIONS


- Portable/Battery-Powered Equipment
- Post-Regulation for Switching Supplies
- Noise-Sensitive Circuitry Such as VCOs
- Point of Load Regulation for DSPs, FPGAs, ASICs, and Microprocessors

DESCRIPTION

The TPS732xx family of low-dropout (LDO) voltage regulators uses a new topology: an NMOS pass element in a voltage-follower configuration. This topology is stable using output capacitors with low ESR, and even allows operation without a capacitor. It also provides high reverse blockage (low reverse current) and ground pin current that is nearly constant over all values of output current.

The TPS732xx uses an advanced BiCMOS process to yield high precision while delivering low dropout voltages and low ground pin current. Current consumption, when not enabled, is under 1 μ A and ideal for portable applications. The extremely low output noise (30 μ V_{RMS} with 0.1 μ F C_{NR}) is ideal for powering VCOs. These devices are protected by thermal shutdown and foldback current limit.





Typical Application Circuit for Fixed-Voltage Versions

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TPS73201-Q1, TPS73215-Q1, TPS73216-Q1 TPS73218-Q1, TPS73225-Q1, TPS73230-Q1 TPS73233-Q1, TPS73250-Q1

SGLS303A-MAY 2005-REVISED JUNE 2005



ORDERING INFORMATION

PRODUCT	V _{OUT} ⁽¹⁾	PACKAGE-LEAD (DESIGNATOR) ⁽²⁾	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
TPS73201	Adjustable or 1.2 V ⁽³⁾	SOT23-5 (DBV)	-40°C to +125°C	PJOQ	TPS73201QDBVRQ1	Tape and Reel, 3000
TPS73215	1.5 V	SOT23-5 (DBV)	-40°C to +125°C	See (4)	TPS73215DBVRQ1	Tape and Reel, 3000
TPS73216	1.6 V	SOT23-5 (DBV)	-40°C to +125°C	See (4)	TPS73216DBVRQ1	Tape and Reel, 3000
TPS73218	1.8 V	SOT23-5 (DBV)	-40°C to +125°C	See (4)	TPS73218DBVRQ1	Tape and Reel, 3000
TPS73225	2.5 V	SOT23-5 (DBV)	-40°C to +125°C	PJNQ	TPS73225QDBVRQ1	Tape and Reel, 3000
TPS73230	3 V	SOT23-5 (DBV)	-40°C to +125°C	See (4)	TPS73230DBVRQ1	Tape and Reel, 3000
TPS73233	3.3 V	SOT23-5 (DBV)	-40°C to +125°C	See (4)	TPS73233DBVRQ1	Tape and Reel, 3000
TPS73250	5 V	SOT23-5 (DBV)	-40°C to +125°C	See (4)	TPS73250DBVRQ1	Tape and Reel, 3000

- (1) Custom output voltages from 1.3 V to 4 V in 100 mV increments are available on a quick-turn basis for prototyping. Production quantities are available; minimum order quantities apply. Contact Texas Instruments for details and availability.
- (2) For the most current specification and package information, see the Package Option Addendum located at the end of this data sheet.
- (3) For fixed 1.2-V operation, tie FB to OUT.
- (4) Product Preview

ABSOLUTE MAXIMUM RATINGS

over operating junction temperature range unless otherwise noted(1)

	TPS732xx	UNIT
V _{IN} range	-0.3 to 6	V
V _{EN} range	-0.3 to 6	V
V _{OUT} range	-0.3 to 5.5	V
Peak output current	Internally limited	
Output short-circuit duration	Indefinite	
Continuous total power dissipation	See Dissipation Ratings Ta	ıble
Junction temperature range, T _J	-55 to +150	°C
Storage temperature range	-65 to +150	°C
ESD rating, HBM ⁽²⁾	(H2) 4	kV
ESD rating, CDM ⁽²⁾	(C4) 1	kV
ESD rating, MM ⁽²⁾	(M2) 200	V

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under the Electrical Characteristics is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

POWER DISSIPATION RATINGS(1)

BOARD	PACKAGE	$R_{\Theta JC}$	R_{\ThetaJA}	DERATING FACTOR ABOVE T _A = 25°C	$\begin{aligned} &\textbf{T}_{\textbf{A}} \leq \textbf{25}^{\circ}\textbf{C} \\ &\textbf{POWER RATING} \end{aligned}$	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
Low-K ⁽²⁾	DBV	64°C/W	255°C/W	3.9 mW/°C	390 mW	215 mW	155 mW
High-K (3)	DBV	64°C/W	180°C/W	5.6 mW/°C	560 mW	310 mW	225 mW

- (1) See Power Dissipation in the Applications section for more information related to thermal design.
- (2) The JEDEC Low-K (1s) board design used to derive this data was a 3 inch x 3 inch, two-layer board with 2-ounce copper traces on top of the board.
- (3) The JEDEC High-K (2s2p) board design used to derive this data was a 3 inch x 3 inch, multilayer board with 1-ounce internal power and ground planes and 2-ounce copper traces on the top and bottom of the board.

⁽²⁾ ESD Protection Level per AEC Q100 Classification



SGLS303A-MAY 2005-REVISED JUNE 2005

ELECTRICAL CHARACTERISTICS

Over operating temperature range (T $_J$ = -40°C to +125°C), V_{IN} = $V_{OUT(nom)}$ + 0.5 $V^{(1)}$, I_{OUT} = 10 mA, V_{EN} = 1.7 V, and C_{OUT} = 0.1 μ F, unless otherwise noted. Typical values are at T_J = 25°C

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V _{IN}	Input voltage range ⁽¹⁾			1.7		5.5	V	
V _{FB}	Internal reference (TPS73201)	$T_J = 25^{\circ}C$	1.198	1.2	1.21	V	
	Output voltage ran	ge (TPS73201) ⁽²⁾		V_{FB}		5.5-V _{DO}	V	
V _{OUT}	Accuracy ⁽¹⁾	Nominal	T _J = 25°C	-0.5%		+0.5%		
V 001		V _{IN} , I _{OUT} , and T	V_{OUT} + 0.5 V \leq V _{IN} \leq 5.5 V; 10 mA \leq I _{OUT} \leq 250mA	-1%	±0.5%	+1%		
$\Delta V_{OUT}\%/\Delta V_{IN}$	Line regulation ⁽¹⁾		$V_{OUT(nom)} + 0.5 \text{ V} \le V_{IN} \le 5.5 \text{ V}$		0.06		%/V	
AV 0//AI	Lood regulation		1 mA ≤ I _{OUT} ≤ 250 mA		0.002		0// 1	
$\Delta V_{OUT} \% / \Delta I_{OUT}$	Load regulation		10 mA ≤ I _{OUT} ≤ 250 mA		0.0008		%/mA	
V _{DO}	Dropout voltage ⁽³⁾ (V _{IN} = V _{OUT} (nom) - 0.1 V)		I _{OUT} = 250 mA		40	150	mV	
Z _O (DO)	Output impedance in dropout		$1.7 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{OUT}} + \text{V}_{\text{DO}}$		0.25		Ω	
I _{CL}	Output current limit		$V_{OUT} = 0.9 \times V_{OUT(nom)}$	250	425	600	mA	
I _{SC}	Short-circuit current		V _{OUT} = 0 V		300		mA	
I _{REV}	Reverse leakage current (4) (-I _{IN})		$V_{EN} \le 0.5 \text{ V}, 0 \text{ V} \le V_{IN} \le V_{OUT}$		0.1	10	μA	
	Ground pin current		$I_{OUT} = 10 \text{ mA } (I_Q)$		400	550	μA	
I _{GND}			I _{OUT} = 250 mA		650	950	μА	
I _{SHDN}	Shutdown current (I _{GND})		$V_{EN} \le 0.5 \text{ V}, V_{OUT} \le V_{IN} \le 5.5$		0.02	1	μA	
PSRR	Power-supply rejection ratio		f = 100 Hz, I _{OUT} = 250 mA		58		dB	
PSKK	(ripple rejection)		f = 10 kHz, I _{OUT} = 250 mA		37			
\/	Output noise voltage BW = 10 Hz - 100 kHz		C _{OUT} = 10 μF, No C _{NR}	2	27 x V _{OUT}		\/	
V_N			C _{OUT} = 10 μF, C _{NR} = 0.01 μF	8.5 × V _{OUT}			μV _{RMS}	
t _{STR}	Startup time		$V_{OUT} = 3 \text{ V}, R_L = 30\Omega$ $C_{OUT} = 1 \mu\text{F}, C_{NR} = 0.01 \mu\text{F}$		600		μs	
V _{EN} (HI)	Enable high (enabled)			1.7		V _{IN}	V	
V _{EN} (LO)	Enable low (shutdown)			0		0.5	V	
I _{EN} (HI)	Enable pin current (enabled)		V _{EN} = 5.5 V		0.02	0.1	μA	
T _{SD}	Thermal shutdown temperature		Shutdown Temp increasing		160		°C	
			Reset Temp decreasing		140			

 $[\]begin{array}{ll} \text{(1)} & \text{Minimum V}_{\text{IN}} = \text{V}_{\text{OUT}} + \text{V}_{\text{DO}} \text{ or } 1.7 \text{ V, whichever is greater.} \\ \text{(2)} & \text{TPS73201 is tested at V}_{\text{OUT}} = 2.5 \text{ V.} \\ \text{(3)} & \text{V}_{\text{DO}} \text{ is not measured for the TPS73214, TPS73215, or TPS73216 since minimum V}_{\text{IN}} = 1.7 \text{ V.} \\ \text{(4)} & \text{Fixed-voltage versions only; see the } \textit{Applications} \text{ section for more information.} \\ \end{array}$



FUNCTIONAL BLOCK DIAGRAMS




Figure 1. Fixed Voltage Version





Table 1. Standard 1% Resistor Values for Common Output Voltages

V _{OUT}	R ₁	R ₂
1.2V	Short	Open
1.5V	23.2kΩ	95.3kΩ
1.8V	28.0kΩ	56.2kΩ
2.5V	39.2kΩ	36.5kΩ
2.8V	44.2kΩ	33.2kΩ
3.0V	46.4kΩ	30.9kΩ
3.3V	52.3kΩ	30.1kΩ
5.0V	78.7kΩ	24.9kΩ


NOTE: $V_{OUT} = (R_1 + R_2)/R_2 \times 1.204;$ $R_1 || R_2 \cong 19 \text{k}\Omega \text{ for best}$ accuracy.

Figure 2. Adjustable Voltage Version





PIN ASSIGNMENTS




TERMINAL FUNCTIONS

TERMINAL		
NAME	SOT23 (DBV) PIN NO.	DESCRIPTION
IN	1	Unregulated input supply
GND	2	Ground
EN	3	Driving the enable pin (EN) high turns on the regulator. Driving this pin low puts the regulator into shutdown mode. See the <i>Shutdown</i> section under <i>Applications Information</i> for more details. EN can be connected to IN if not used.
NR	4	Fixed voltage versions only—connecting an external capacitor to this pin bypasses noise generated by the internal bandgap. This allows output noise to be reduced to low levels.
FB	4	Adjustable voltage version only—this is the input to the control loop error amplifier, and is used to set the output voltage of the device.
OUT	5	Output of the Regulator. There are no output capacitor requirements for stability.

TYPICAL CHARACTERISTICS

For all voltage versions at T_J = 25°C, V_{IN} = $V_{OUT(nom)}$ + 0.5 V, I_{OUT} = 10 mA, V_{EN} = 1.7 V, and C_{OUT} = 0.1 μF , unless otherwise noted







Figure 4.



For all voltage versions at T_J = 25°C, V_{IN} = $V_{OUT(nom)}$ + 0.5 V, I_{OUT} = 10 mA, V_{EN} = 1.7 V, and C_{OUT} = 0.1 μF , unless otherwise noted



I_{OUT} (mA)

Figure 5.




Figure 6.

OUTPUT VOLTAGE ACCURACY HISTOGRAM




Figure 7.




Figure 8.

GROUND PIN CURRENT vs OUTPUT CURRENT




Figure 9.

GROUND PIN CURRENT vs TEMPERATURE




Figure 10.



For all voltage versions at T_J = 25°C, V_{IN} = $V_{OUT(nom)}$ + 0.5 V, I_{OUT} = 10 mA, V_{EN} = 1.7 V, and C_{OUT} = 0.1 μF , unless otherwise noted




Figure 11.




Figure 13.




Figure 15.






Figure 12.

CURRENT LIMIT vs TEMPERATURE




Figure 14.

PSRR (RIPPLE REJECTION) vs V_{IN} - V_{OUT}




Figure 16.



For all voltage versions at T_J = 25°C, V_{IN} = $V_{OUT(nom)}$ + 0.5 V, I_{OUT} = 10 mA, V_{EN} = 1.7 V, and C_{OUT} = 0.1 μF , unless otherwise noted




Figure 17.




Figure 19.




Figure 21.




Figure 18.




Figure 20. TPS73233




Figure 22.



For all voltage versions at T_J = 25°C, V_{IN} = $V_{OUT(nom)}$ + 0.5 V, I_{OUT} = 10 mA, V_{EN} = 1.7 V, and C_{OUT} = 0.1 μ F, unless otherwise noted






Figure 23.

TPS73233 TURN-OFF RESPONSE




Figure 24.

TPS73233 POWER UP / POWER DOWN




Figure 25.




Figure 26.






Figure 27.






Figure 28.





For all voltage versions at T_J = 25°C, V_{IN} = $V_{OUT(nom)}$ + 0.5 V, I_{OUT} = 10 mA, V_{EN} = 1.7 V, and C_{OUT} = 0.1 μ F, unless otherwise noted





APPLICATION INFORMATION

The TPS732xx belongs to a family of new generation LDO regulators that use an NMOS pass transistor to achieve ultra-low-dropout performance, reverse current blockage, and freedom from output capacitor constraints. These features, combined with low noise and an enable input, make the TPS732xx ideal for portable applications. This regulator family offers a wide selection of fixed output voltage versions and an adjustable output version. All versions have thermal and over-current protection, including foldback current limit.

Figure 31 shows the basic circuit connections for the fixed voltage models. Figure 32 gives the connections for the adjustable output version (TPS73201).




Figure 31. Typical Application Circuit for Fixed-Voltage Versions




Figure 32. Typical Application Circuit for Adjustable-Voltage Versions

 R_{1} and R_{2} can be calculated for any output voltage using the formula shown in Figure 32. Sample resistor values for common output voltages are shown in Figure 2. For best accuracy, make the parallel combination of R_{1} and R_{2} approximately 19 $k\Omega.$

INPUT AND OUTPUT CAPACITOR REQUIREMENTS

Although an input capacitor is not required for stability, it is good analog design practice to connect a 0.1-µF to 1-µF low ESR capacitor across the input supply near the regulator. This counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated or the device is located several inches from the power source.

The TPS732xx does not require an output capacitor for stability and has maximum phase margin with no capacitor. It is designed to be stable for all available types and values of capacitors. In applications where V_{IN} - V_{OUT} < 0.5 V and multiple low ESR capacitors are in parallel, ringing may occur when the product of C_{OUT} and total ESR drops below 50 nF. Total ESR includes all parasitic resistances, including capacitor ESR and board, socket, and solder joint resistance. In most applications, the sum of capacitor ESR and trace resistance will meet this requirement.

OUTPUT NOISE

A precision band-gap reference is used to generate the internal reference voltage, $V_{REF}.$ This reference is the dominant noise source within the TPS732xx and it generates approximately 32 $\mu VRMS$ (10 Hz to 100 kHz) at the reference output (NR). The regulator control loop gains up the reference noise with the same gain as the reference voltage, so that the noise voltage of the regulator is approximately given by:

$$V_{N} = 32\mu V_{RMS} \times \frac{(R_{1} + R_{2})}{R_{2}} = 32\mu V_{RMS} \times \frac{V_{OUT}}{V_{REF}}$$
 (1)

Since the value of V_{REF} is 1.2 V, this relationship reduces to:

$$V_{N}(\mu V_{RMS}) = 27 \left(\frac{\mu V_{RMS}}{V}\right) \times V_{OUT}(V)$$
 (2)

for the case of no C_{NR}.

An internal 27-k Ω resistor in series with the noise reduction pin (NR) forms a low-pass filter for the voltage reference when an external noise reduction capacitor, C_{NR} , is connected from NR to ground. For $C_{NR} = 10$ nF, the total noise in the 10-Hz to 100-kHz bandwidth is reduced by a factor of ~3.2, giving the approximate relationship:

$$V_{N}(\mu V_{RMS}) = 8.5 \left(\frac{\mu V_{RMS}}{V}\right) \times V_{OUT}(V)$$
 (3)

for $C_{NR} = 10 \text{ nF}$.

TPS73201-Q1, TPS73215-Q1, TPS73216-Q1 TPS73218-Q1, TPS73225-Q1, TPS73230-Q1 TPS73233-Q1, TPS73250-Q1

SGLS303A-MAY 2005-REVISED JUNE 2005



This noise reduction effect is shown as RMS Noise Voltage vs C_{NR} in the Typical Characteristics section.

The TPS73201 adjustable version does not have the noise-reduction pin available. However, connecting a feedback capacitor, C_{FB} , from the output to the FB pin will reduce output noise and improve load transient performance.

The TPS732xx uses an internal charge pump to develop an internal supply voltage sufficient to drive the gate of the NMOS pass element above V_{OUT} . The charge pump generates ~250 μV of switching noise at ~2 MHz; however, charge-pump noise contribution is negligible at the output of the regulator for most values of I_{OUT} and C_{OUT} .

BOARD LAYOUT RECOMMENDATION TO IMPROVE PSRR AND NOISE PERFORMANCE

To improve ac performance such as PSRR, output noise, and transient response, it is recommended that the PCB be designed with separate ground planes for V_{IN} and V_{OUT} , with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the bypass capacitor should connect directly to the GND pin of the device.

INTERNAL CURRENT LIMIT

The TPS732xx internal current limit helps protect the regulator during fault conditions. Foldback helps to protect the regulator from damage during output short-circuit conditions by reducing current limit when V_{OUT} drops below 0.5 V. See Figure 11 in the *Typical Characteristics* section for a graph of I_{OUT} vs V_{OUT}.

SHUTDOWN

The Enable pin is active high and is compatible with standard TTL-CMOS levels. V_{EN} below 0.5V (max) turns the regulator off and drops the ground pin current to approximately 10 nA. When shutdown capability is not required, the Enable pin can be connected to V_{IN} . When a pullup resistor is used, and operation down to 1.8 V is required, use pullup resistor values below 50 k Ω .

DROPOUT VOLTAGE

The TPS732xx uses an NMOS pass transistor to achieve extremely low dropout. When $(V_{\text{IN}} - V_{\text{OUT}})$ is less than the dropout voltage (V_{DO}) , the NMOS pass device is in its linear region of operation and the input-to-output resistance is the $R_{\text{DS-ON}}$ of the NMOS pass element.

For large step changes in load current, the TPS732xx requires a larger voltage drop from V_{IN} to V_{OUT} to avoid degraded transient response. The boundary of this transient dropout region is approximately twice the dc dropout. Values of V_{IN} - V_{OUT} above this line insure normal transient response.

Operating in the transient dropout region can cause an increase in recovery time. The time required to recover from a load transient is a function of the magnitude of the change in load current rate, the rate of change in load current, and the available headroom (V_{IN} to V_{OUT} voltage drop). Under worst-case conditions [full-scale instantaneous load change with (V_{IN} - V_{OUT}) close to dc dropout levels], the TPS732xx can take a couple of hundred microseconds to return to the specified regulation accuracy.

TRANSIENT RESPONSE

The low open-loop output impedance provided by the NMOS pass element in a voltage follower configuration allows operation without an output capacitor for many applications. As with any regulator, the addition of a capacitor (nominal value 1 μ F) from the output pin to ground will reduce undershoot magnitude but increase duration. In the adjustable version, the addition of a capacitor, C_{FB} , from the output to the adjust pin will also improve the transient response.

The TPS732xx does not have active pull-down when the output is over-voltage. This allows applications that connect higher voltage sources, such as alternate power supplies, to the output. This also results in an output overshoot of several percent if the load current quickly drops to zero when a capacitor is connected to the output. The duration of overshoot can be reduced by adding a load resistor. The overshoot decays at a rate determined by output capacitor C_{OUT} and the internal/external load resistance. The rate of decay is given by:

(Fixed voltage version)

$$dV/dt = \frac{V_{OUT}}{C_{OUT} \times 80k\Omega}$$
 (4)



TPS73201-Q1, TPS73215-Q1, TPS73216-Q1 TPS73218-Q1, TPS73225-Q1, TPS73230-Q1 TPS73233-Q1, TPS73250-Q1

SGLS303A-MAY 2005-REVISED JUNE 2005

(Adjustable voltage version)

$$dV/dt = \frac{V_{OUT}}{C_{OUT} \times 80k\Omega \parallel (R_1 + R_2)}$$
 (5)

REVERSE CURRENT

The NMOS pass element of the TPS732xx provides inherent protection against current flow from the output of the regulator to the input when the gate of the pass device is pulled low. To ensure that all charge is removed from the gate of the pass element, the enable pin must be driven low before the input voltage is removed. If this is not done, the pass element may be left on due to stored charge on the gate.

After the enable pin is driven low, no bias voltage is needed on any pin for reverse current blocking. Note that reverse current is specified as the current flowing out of the IN pin due to voltage applied on the OUT pin. There will be additional current flowing into the OUT pin due to the $80\text{-k}\Omega$ internal resistor divider to ground (see Figure 1 and Figure 2).

For the TPS73201, reverse current may flow when V_{FB} is more than 1 V above V_{IN} .

THERMAL PROTECTION

Thermal protection disables the output when the junction temperature rises to approximately 160°C, allowing the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This limits the dissipation of the regulator, protecting it from damage due to overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature should be limited to 125°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good

reliability, thermal protection should trigger at least 35°C above the maximum expected ambient condition of your application. This produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS732xx has been designed to protect against overload conditions. It was not intended to replace proper heatsinking. Continuously running the TPS732xx into thermal shutdown will degrade device reliability.

POWER DISSIPATION

The ability to remove heat from the die is different for each package type, presenting different considerations in the PCB layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low- and high-K boards are shown in the Power Dissipation Ratings table. Using heavier copper will increase the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers will also improve the heat-sink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation is equal to the product of the output current times the voltage drop across the output pass element (V_{IN}) to (V_{OUT}) :

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
(6)

Power dissipation can be minimized by using the lowest possible input voltage necessary to assure the required output voltage.

Package Mounting

Solder pad footprint recommendations for the TPS732xx are presented in the Solder Pad Recommendations for Surface-Mount Devices (AB-132) application bulletin, available from the Texas Instruments web site at www.ti.com.



PACKAGE OPTION ADDENDUM

27-Feb-2006

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins P	ackage Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TPS73225QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

 $^{(1)}$ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- 3. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-178 Variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265