

Features

- 10 MHz to 220 MHz maximum operating range
- Zero input-output propagation delay, adjustable by loading on CLKOUT pin
- Multiple low-skew outputs
- 45 ps typical output-output skew
- One input drives nine outputs, grouped as 4 + 4 + 1
- 25 ps typical cycle-to-cycle jitter
- 15 ps typical period jitter
- · Standard and High drive strength options
- Available in space-saving 16-pin 150-mil SOIC or 4.4-mm TSSOP packages

anductor Corporation

- 3.3V or 2.5V operation
- Industrial temperature available

Functional Description

The CY23EP09 is a 2.5V or 3.3V zero delay buffer designed to distribute high-speed clocks and is available in a 16-pin SOIC or TSSOP package. The -1H version operates up to 220 (200) MHz frequencies at 3.3V (2.5V), and has higher drive than the -1 devices. All parts have on-chip PLLs that lock to an input clock on the REF pin. The PLL feedback is on-chip and is obtained from the CLKOUT pad.

Zero Delay Buffer


There are two banks of four outputs each, which can be controlled by the Select inputs as shown in the "Select Input Decoding" table on page 2. If all output clocks are not required, BankB can be three-stated. The select inputs also allow the input clock to be directly applied to the outputs for chip and system testing purposes.

The PLL enters a power-down mode when there are no rising edges on the REF input (less than \sim 2 MHz). In this state, the outputs are three-stated and the PLL is turned off, resulting in less than 25 μ A of current draw.

In the special case when S2:S1 is 1:0, the PLL is bypassed and REF is output from DC to the maximum allowable frequency. The part behaves like a non-zero delay buffer in this mode, and the outputs are not tri-stated.

The CY23EP09 is available in different configurations, as shown in the Ordering Information table. The CY23EP09-1 is the base part. The CY23EP09-1H is the high-drive version of the -1, and its rise and fall times are much faster than the -1.

These parts are not intended for 5V input-tolerant applications







Pin Definition

| Pin | Signal | Description |
|-----|-----------------------|------------------------------------------------|
| 1 | REF ^[1] | Input reference frequency |
| 2 | CLKA1 ^[2] | Buffered clock output, Bank A |
| 3 | CLKA2 ^[2] | Buffered clock output, Bank A |
| 4 | V _{DD} | 3.3V or 2.5V supply |
| 5 | GND | Ground |
| 6 | CLKB1 ^[2] | Buffered clock output, Bank B |
| 7 | CLKB2 ^[2] | Buffered clock output, Bank B |
| 8 | S2 ^[3] | Select input, bit 2 |
| 9 | S1 ^[3] | Select input, bit 1 |
| 10 | CLKB3 ^[2] | Buffered clock output, Bank B |
| 11 | CLKB4 ^[2] | Buffered clock output, Bank B |
| 12 | GND | Ground |
| 13 | V _{DD} | 3.3V or 2.5V supply |
| 14 | CLKA3 ^[2] | Buffered clock output, Bank A |
| 15 | CLKA4 ^[2] | Buffered clock output, Bank A |
| 16 | CLKOUT ^[2] | Buffered output, internal feedback on this pin |

Select Input Decoding

| S2 | S1 | CLOCK A1-A4 | CLOCK B1–B4 | CLKOUT ^[4] | Output Source | PLL Shutdown |
|----|----|-------------|-------------|-----------------------|---------------|--------------|
| 0 | 0 | Three-state | Three-state | Driven | PLL | N |
| 0 | 1 | Driven | Three-state | Driven | PLL | N |
| 1 | 0 | Driven | Driven | Driven | Reference | Y |
| 1 | 1 | Driven | Driven | Driven | PLL | N |

Zero Delay and Skew Control

All outputs should be uniformly loaded to achieve Zero Delay between the input and output. Since the CLKOUT pin is the internal feedback to the PLL, its relative loading can adjust the input-output delay.

The output driving the CLKOUT pin will be driving a total load of 5 pF plus any additional load externally connected to this pin. For applications requiring zero input-output delay, the total load on each output pin (including CLKOUT) must be the same. If input-output delay adjustments are required, the CLKOUT load may be changed to vary the delay between the REF input and remaining outputs.

For zero output-output skew, be sure to load all outputs equally. For further information refer to the application note entitled "CY2305 and CY2309 as PCI and SDRAM Buffers".

Notes:

- 1. Weak pull-down.
- 2. Weak pull-down on all outputs.
- 3. Weak pull-ups on these inputs.

4. This output is driven and has an internal feedback for the PLL. The load on this output can be adjusted to change the skew between the reference and output.



Absolute Maximum Conditions

| Supply Voltage to Ground Potential | –0.5V to 4.6V |
|------------------------------------|-------------------------|
| DC Input Voltage | $V_{SS} - 0.5V$ to 4.6V |

Operating Conditions

Storage Temperature -65°C to 150°C Junction Temperature 150°C Static Discharge Voltage (per MIL-STD-883, Method 3015.....> 2000V

| Parameter | Description | Min. | Max. | Unit |
|-------------------------|------------------------------------------------------------------------------------------------|------|------|------|
| V _{DD3.3} | 3.3V Supply Voltage | 3.0 | 3.6 | V |
| V _{DD2.5} | 2.5V Supply Voltage | 2.3 | 2.7 | V |
| Γ _A | Operating Temperature (Ambient Temperature)—Commercial | 0 | 70 | °C |
| | Operating Temperature (Ambient Temperature)—Industrial | -40 | 85 | °C |
| CL ^[5] | Load Capacitance, <100 MHz, 3.3V | - | 30 | pF |
| | Load Capacitance, <100 MHz, 2.5V with High drive | _ | 30 | pF |
| | Load Capacitance, <133.3 MHz, 3.3V | _ | 22 | pF |
| | Load Capacitance, <133.3 MHz, 2.5V with High drive | _ | 22 | pF |
| | Load Capacitance, <133.3 MHz, 2.5V with Standard drive | _ | 15 | pF |
| | Load Capacitance, >133.3 MHz, 3.3V | _ | 15 | pF |
| | Load Capacitance, >133.3 MHz, 2.5V with High drive | - | 15 | pF |
| CIN | Input Capacitance ^[6] | _ | 5 | pF |
| 3W | Closed-loop bandwidth (typical), 3.3V | 1. | -1.5 | MHz |
| | Closed-loop bandwidth (typical), 2.5V | | 0.8 | MHz |
| ROUT | Output Impedance (typical), 3.3V High drive | | 29 | Ω |
| | Output Impedance (typical), 3.3V Standard drive | | 41 | Ω |
| | Output Impedance (typical), 2.5V High drive | | 37 | Ω |
| | Output Impedance (typical), 2.5V Standard drive | | 41 | Ω |
| PU | Power-up time for all VDD's to reach minimum specified voltage (power ramps must be monotonic) | 0.01 | 50 | ms |
| Theta Ja ^[7] | Dissipation, Junction to Ambient, 16-pin SOIC | | 95 | °C/W |
| | Dissipation, Junction to Ambient, 16-pin TSSOP | | 70 | °C/W |
| Theta Jc ^[7] | Dissipation, Junction to Case, 16-pin SOIC | | 58 | °C/W |
| | Dissipation, Junction to Case, 16-pin TSSOP | | 48 | °C/W |

3.3V DC Electrical Specifications

| Parameter | Description | Test Conditions | Min. | Max. | Unit |
|---------------------------|---------------------------|-----------------------------------------------------------------------------------|------------|----------------------|--------|
| V _{DD} | Supply Voltage | | 3.0 | 3.6 | V |
| V _{IL} | Input LOW Voltage | | - | 0.8 | V |
| V _{IH} | Input HIGH Voltage | | 2.0 | V _{DD} +0.3 | V |
| I _{IL} | Input Leakage Current | $0 < V_{IN} < V_{IL}$ | - | ±10 | μA |
| I _{IH} | Input HIGH Current | $V_{IN} = V_{DD}$ | - | 100 | μA |
| V _{OL} | Output LOW Voltage | I _{OL} = 8 mA (standard drive) I _{OL} = 12 mA (High drive) | - | 0.4 0.4 | V V |
| V _{OH} | Output HIGH Voltage | I _{OH} = −8 mA (standard drive) I _{OH} = −12 mA (High drive) | 2.4 2.4 | | V V |
| I _{DD} (PD mode) | Power Down Supply Current | REF = 0 MHz (Commercial) | - | 12 | μΑ |
| | | REF = 0 MHz (Industrial) | - | 25 | μA |
| I _{DD} | Supply Current | Unloaded outputs, 66-MHz REF | - | 30 | mA |
| Notes: | 1 | | | | |

Notes:

5. Applies to Test Circuit #1.
6. Applies to both REF Clock and internal feedback path on CLKOUT.
7. Theta Ja, EIA JEDEC 51 test board conditions, 2S2P; Theta Jc Mil-Spec 883E Method 1012.1.



2.5V DC Electrical Specifications

| Parameter | Description | Test Conditions | Min. | Max. | Unit |
|---------------------------|---------------------------|-----------------------------------------------------------------------------------|----------------------------------|-----------------------|--------|
| V _{DD} | Supply Voltage | | 2.3 | 2.7 | V |
| V _{IL} | Input LOW Voltage | | - | 0.7 | V |
| V _{IH} | Input HIGH Voltage | | 1.7 | V _{DD} + 0.3 | V |
| IIL | Input Leakage Current | 0 <v<sub>IN < V_{DD}</v<sub> | - | 10 | μA |
| I _{IH} | Input HIGH Current | $V_{IN} = V_{DD}$ | - | 100 | μA |
| V _{OL} | Output LOW Voltage | I _{OL} = 8 mA (Standard drive) I _{OL} = 12 mA (High drive) | | 0.5 0.5 | V V |
| V _{OH} | Output HIGH Voltage | I _{OH} = −8 mA (Standard drive) I _{OH} = −12 mA (High drive) | $V_{DD} - 0.6$ $V_{DD} - 0.6$ | - | V V |
| I _{DD} (PD mode) | Power Down Supply Current | REF = 0 MHz (Commercial) | - | 12 | μA |
| | | REF = 0 MHz (Industrial) | - | 25 | μA |
| I _{DD} | Supply Current | Unloaded outputs, 66-MHz REF | _ | 45 | mA |

3.3V and 2.5V AC Electrical Specifications

| Parameter | Description | Test Conditions | Min. | Тур. | Max. | Unit |
|--------------------------------|---------------------------------------|--------------------------------------------------------------------------|------|------|------|------|
| 1/t ₁ | Maximum Frequency ^[8] | 3.3V High drive | 10 | - | 220 | MHz |
| | (Input/Output) | 3.3V Standard drive | 10 | - | 167 | MHz |
| | | 2.5V High drive | 10 | - | 200 | MHz |
| | | 2.5V Standard drive | 10 | - | 133 | MHz |
| T _{IDC} | Input Duty Cycle | <133.3 MHz | 25 | - | 75 | % |
| | | >133.3 MHz | 40 | - | 60 | % |
| t ₂ ÷t ₁ | Output Duty Cycle ^[9] | <133.3 MHz | 47 | - | 53 | % |
| | | >133.3 MHz | 45 | - | 55 | % |
| t _{3,} t ₄ | Rise, Fall Time (3.3V) ^[9] | Std drive, CL = 30 pF, <100 MHz | _ | - | 1.6 | ns |
| | | Std drive, CL = 22 pF, <133.3 MHz | _ | - | 1.6 | ns |
| | | Std drive, CL = 15 pF, <167 MHz | _ | - | 0.6 | ns |
| | | High drive, CL = 30 pF, <100 MHz | _ | - | 1.2 | ns |
| | | High drive, CL = 22 pF, <133.3 MHz | _ | - | 1.2 | ns |
| | | High drive, CL = 15 pF, >133.3 MHz | _ | - | 0.5 | ns |
| t _{3,} t ₄ | Rise, Fall Time (2.5V) ^[9] | Std drive, CL = 15 pF, <133.33 MHz | _ | - | 1.5 | ns |
| | | High drive, CL = 30 pF, <100 MHz | _ | - | 2.1 | ns |
| | | High drive, CL = 22 pF, <133.3 MHz | - | - | 1.3 | ns |
| | | High drive, CL = 15 pF, >133.3 MHz | _ | - | 1.2 | ns |
| t ₅ | Output to Output Skew ^[9] | All outputs equally loaded, 3.3V supply, 2.5 supply standard drive | _ | 45 | 100 | ps |
| | | All outputs equally loaded, 2.5V supply high drive | _ | - | 110 | ps |
| t ₆ | Delay, REF Rising Edge to | PLL Bypass mode | 1.5 | - | 4.4 | ns |
| | CLKOUT Rising Edge ^[9] | PLL enabled @ 3.3V | -100 | - | 100 | ps |
| | | PLL enabled @2.5V | -200 | - | 200 | ps |
| t ₇ | Part to Part Skew ^[9] | Measured at V _{DD} /2. Any output to any output, 3.3V supply | - | - | ±150 | ps |
| | | Measured at V _{DD} /2. Any output to any output, 2.5V supply | _ | - | ±300 | ps |

Notes:
8. For the given maximum loading conditions. See C_L in Operating Conditions Table.
9. Parameter is guaranteed by design and characterization. Not 100% tested in production.




3.3V and 2.5V AC Electrical Specifications (continued)

| Parameter | Description | Test Conditions | Min. | Тур. | Max. | Unit |
|------------------------------------|------------------------------|--------------------------------------------------------------------|------|------|------|------|
| t _{LOCK} | PLL Lock Time ^[9] | Stable power supply, valid clocks presented on REF and CLKOUT pins | - | _ | 1.0 | ms |
| T _{JCC} ^[9,10] | Cycle-to-cycle Jitter, Peak | 3.3V supply, >66 MHz, <15 pF | - | 25 | 55 | ps |
| | | 3.3V supply, >66 MHz, <30 pF, standard drive | - | 65 | 125 | ps |
| | | 3.3V supply, >66 MHz, <30 pF, high drive | - | 53 | 100 | ps |
| | | 2.5V supply, >66 MHz, <15 pF, standard drive | - | 35 | 95 | ps |
| | | 2.5V supply, >66 MHz, <15 pF, high drive | - | 30 | 65 | ps |
| | | 2.5V supply, >66 MHz, <30 pF, high drive | - | 75 | 145 | ps |
| | | S2:S1 = 1:0 mode, 3.3V, <15pF, standard drive | - | 16 | _ | ps |
| | | S2:S1 = 1:0 mode, 3.3V, <15pF, high drive | - | 14 | _ | ps |
| | | S2:S1 = 1:0 mode, 2.5V, <15pF, standard drive | - | 23 | _ | ps |
| | | S2:S1 = 1:0 mode, 2.5V, <15pF, high drive | - | 22 | _ | ps |
| T _{PER} ^[9,10] | Period Jitter, Peak | 3.3V supply, 66–100 MHz, <15 pF | - | 20 | 75 | ps |
| | | 3.3V supply, >100 MHz, <15 pF | - | 15 | 45 | ps |
| | | 3.3V supply, >66 MHz, <30 pF, standard drive | - | 40 | 100 | ps |
| | | 3.3V supply, >66 MHz, <30 pF, high drive | - | 30 | 70 | ps |
| | | 2.5V supply, >66 MHz, <15 pF, standard drive | - | 25 | 60 | ps |
| | | 2.5V supply, 66–100 MHz, <15 pF, high drive | - | 25 | 60 | ps |
| | | 2.5V supply, >100 MHz, <15 pF, high drive | - | 15 | 45 | ps |
| | | S2:S1 = 1:0 mode, 3.3V, <15pF, standard drive | - | 28 | — | ps |
| | | S2:S1 = 1:0 mode, 3.3V, <15pF, high drive | - | 24 | - | ps |
| | | S2:S1 = 1:0 mode, 2.5V, <15pF, standard drive | - | 40 | - | ps |
| | | S2:S1 = 1:0 mode, 2.5V, <15pF, high drive | _ | 37 | - | ps |


Note:

 Typical jitter is measured at 3.3V or 2.5V, 29°C, with all outputs driven into the maximum specified load. Further information regarding jitter specifications may be found in the application note "Understanding Data Sheet Jitter Specifications for Cypress Clock Products."

Switching Waveforms




All Outputs Rise/Fall Time






Switching Waveforms (continued)



Test Circuits







Supplemental Parametric Information




Figure 1. 2.5V Typical Room Temperature Graph for REF Input to CLKA/CLKB Delay versus Loading Difference between CLKOUT and CLKA/CLKB. Data is shown for 66 MHz. Delay is a weak function of frequency.





Figure 2. 3.3V Typical Room Temperature Graph for REF Input to CLKA/CLKB Delay versus Loading Difference between CLKOUT and CLKA/CLKB. Data is shown for 66 MHz. Delay is a weak function of frequency.





Frequency (MHz)

Figure 3. 3.6V Measured Supply Current versus Frequency, Drive Strength, Loading, and Temperature. Note that the 30-pF data above 100 MHz is beyond the data sheet specification of 22 pF.




Figure 4. 2.7V Measured Supply Current versus Frequency, Drive Strength, Loading, and Temperature. Note that the 30-pF high-drive data above 100bMHz is beyond the data sheet specification of 22 pF.






Figure 5. Typical 3.3V Measured Cycle-to-cycle Jitter at 29°C, versus Frequency, Drive Strength, and Loading




Figure 6. Typical 2.5V Measured Cycle-to-cycle Jitter at 29°C, versus Frequency, Drive Strength, and Loading




Figure 7. Typical 3.3V Measured Period Jitter at 29°C, versus Frequency, Drive Strength, and Loading




Figure 8. Typical 2.5V Measured Period Jitter at 29°C, versus Frequency, Drive Strength, and Loading







Figure 9. Typical Phase-noise Data at 100 MHz (top) and 156.25 MHz (bottom) across V_{DD} and Drive Strength^[10]



Ordering Information

| Ordering Code | Package Type | Operating Range |
|-----------------|-------------------------------------|-----------------|
| Lead-free | | i |
| CY23EP09SXC-1 | 16-pin 150-mil SOIC | Commercial |
| CY23EP09SXC-1T | 16-pin 150-mil SOIC – Tape and Reel | Commercial |
| CY23EP09SXI-1 | 16-pin 150-mil SOIC – | Industrial |
| CY23EP09SXI-1T | 16-pin 150-mil SOIC – Tape and Reel | Industrial |
| CY23EP09SXC-1H | 16-pin 150-mil SOIC | Commercial |
| CY23EP09SXC-1HT | 16-pin 150-mil SOIC – Tape and Reel | Commercial |
| CY23EP09SXI-1H | 16-pin 150-mil SOIC | Industrial |
| CY23EP09SXI-1HT | 16-pin 150-mil SOIC – Tape and Reel | Industrial |
| CY23EP09ZXC-1H | 16-pin 4.4-mm TSSOP | Commercial |
| CY23EP09ZXC-1HT | 16-pin 4.4-mm TSSOP – Tape and Reel | Commercial |
| CY23EP09ZXI-1H | 16-pin 4.4-mm TSSOP | Industrial |
| CY23EP09ZXI-1HT | 16-pin 4.4-mm TSSOP – Tape and Reel | Industrial |


Package Drawing and Dimensions



51-85068-*B



Package Drawing and Dimensions (continued)




16-lead TSSOP 4.40 MM Body Z16.173

DIMENSIONS IN MM[INCHES] MIN. MAX.

REFERENCE JEDEC MO-153

PACKAGE WEIGHT 0.05 gms

| PART # | | |
|----------|----------------|--|
| Z16.173 | STANDARD PKG. | |
| ZZ16.173 | LEAD FREE PKG. | |



ined herein is subject to change without notice. Cypress Semiconductor Corpora

All product and company names mentioned in this document may be the trademarks of their respective holders.



Document History Page

| EV. | ECN NO. | Issue Date | Orig. of Change | Description of Change |
|-----|---------|------------|--------------------|--------------------------------------------------------------------------------------------------------------|
| ** | 345446 | See ECN | RGL | New data sheet |
| *A | 355777 | See ECN | RGL | Updated part to part skew to agree with latest char results |
| *В | 401036 | See ECN | RGL | Added PLL-bypass jitter Added Phase-noise graph Added 2.5V Delay vs. Load graph Removed Preliminary |

中发网 WWW.ZFA.CN

全球最大的PDF中文下载站

中发网 www.zfa.c



PDF 资料下载尽在中发网