## 3．3 V Slew Rate Limited，Half and Full Duplex， RS－485／RS－422 Transceivers <br> ADM3483／ADM3485／ADM3488／ADM3490

## FEATURES

Operate with 3.3 V supply
Interoperable with 5 V logic
EIA RS－422 and RS－485 compliant over full CM range
Data rate options
ADM3483／ADM3488： 250 kbps
ADM3485／ADM3490： 10 Mbps
Half and full duplex options
Reduced slew rates for low EMI（ADM3483 and ADM3488）
2 nA supply current in shutdown mode
（ADM3483／ADM3485）
Up to 32 transceivers on the bus
-7 V to +12 V bus common－mode range
Specified over $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range
8 ns skew（ADM3485／ADM3490）
8－lead SOIC packages

## APPLICATIONS

Low power RS－485 applications

## Telecom

Industrial control

## GENERAL DESCRIPTION

The ADM3483／ADM3485／ADM3488／ADM3490 are low power， differential line transceivers designed to operate using a single 3．3 V power supply．Low power consumption，coupled with a shutdown mode，makes the ADM3483／ADM3485／ADM3488／ ADM3490 ideal for power－sensitive applications．ADM3483／ ADM3485／ADM3488／ADM3490 are suitable for communica－ tion on multipoint bus transmission lines．
The ADM3488／ADM3490 feature full duplex communication， while the ADM3483／ADM3485 are designed for half duplex communication．

The ADM3483／ADM3488 feature slew rate limited drivers that minimize EMI and reduce reflections caused by improperly terminated cables，allowing error－free data transmission at data rates up to 250 kbps ．

## FUNCTIONAL BLOCK DIAGRAMS



Figure 1


Figure 2.
The ADM3485／ADM3490 transmit at up to 10 Mbps．
The receiver input impedance is $12 \mathrm{k} \Omega$ ，allowing up to 32 transceivers to be connected on the bus．A thermal shutdown circuit prevents excessive power dissipation caused by bus contention or by output shorting．If a significant temperature increase is detected in the internal driver circuitry during fault conditions，then the thermal shutdown circuit forces the driver output into a high impedance state．If the inputs are uncon－ nected（floating）then the receiver contains a fail－safe feature that results in a logic high output state．All parts are fully specified over the commercial and industrial temperature ranges and are available in an 8－lead SOIC＿N package．

Table 1．ADM34xx Part Comparison

| Part No． | Guaranteed Data <br> Rate（Mbps） | Supply <br> Voltage（V） | Half／Full <br> Duplex | Slew Rate <br> Limited | Driver／Receiver <br> Enable | Shutdown <br> Current（nA） | Pin Count |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| ADM3483 | 0.25 | 3.0 to 3.6 | Half | Yes | Yes | 2 | 8 |
| ADM3485 | 10 | 3.0 to 3.6 | Half | No | Yes | 2 | 8 |
| ADM3488 | 0.25 | 3.0 to 3.6 | Full | Yes | No | Not applicable | 8 |
| ADM3490 | 10 | 3.0 to 3．6 | Full | No | No | Not applicable | 8 |

[^0]
## ADM3483/ADM3485/ADM3488/ADM3490

## TABLE OF CONTENTS

Features ..... 1
Applications. ..... 1
General Description ..... 1
Functional Block Diagrams. ..... 1
Revision History ..... 2
Specifications ..... 3
Timing Specifications-ADM3485/ADM3490 ..... 4
Timing Specifications-ADM3483/ADM3488 ..... 4
Timing Specifications-
ADM3483/ADM3485/ADM3488/ADM3490 .....  5
Absolute Maximum Ratings ..... 6
ESD Caution ..... 6
Pin Configurations and Function Descriptions ..... 7
Test Circuits ..... 8
Switching Characteristics ..... 9
Typical Performance Characteristics ..... 10
Circuit Description ..... 12
Devices with Receiver/Driver Enables ..... 12
Devices Without Receiver/Driver Enables ..... 12
Reduced EMI and Reflections ..... 12
Low Power Shutdown Mode ..... 12
Driver Output Protection. ..... 12
Propagation Delay ..... 12
Typical Applications ..... 12
Line Length vs. Data Rate ..... 12
Outline Dimensions ..... 14
Ordering Guide ..... 14

## REVISION HISTORY

## 10/05—Revision 0: Initial Version

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.
Table 2.

${ }^{1} \Delta V_{O D}$ and $\Delta V_{O C}$ are the changes in $V_{O D}$ and $V_{O C}$, respectively, when DI input changes state.

## ADM3483/ADM3485/ADM3488/ADM3490

## TIMING SPECIFICATIONS—ADM3485/ADM3490

$\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 3.

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DRIVER |  |  |  |  |  |
| Differential Output Delay, $\mathrm{t}_{\text {D }}$ | 1 | 22 | 35 | ns | $\mathrm{R}_{\mathrm{L}}=60 \Omega$ (see Figure 8 and Figure 14) |
| Differential Output Transition Time, $\mathrm{t}_{\text {¢ }}$ | 3 | 8 | 25 | ns | $\mathrm{R}_{\mathrm{L}}=60 \Omega$ (see Figure 8 and Figure 14) |
| Propagation Delay, Low-to-High Level, tpLH | 7 | 22 | 35 | ns | $\mathrm{R}_{\mathrm{L}}=27 \Omega$ (see Figure 9 and Figure 15) |
| Propagation Delay, High-to-Low Level, $\mathrm{t}_{\text {phL }}$ | 7 | 22 | 35 | ns | $\mathrm{R} \mathrm{L}=27 \Omega$ (see Figure 9 and Figure 15) |
| $\left\|\mathrm{t}_{\text {PLH }}-\mathrm{t}_{\text {PHL }}\right\|$ Propagation Delay Skew, ${ }^{1} \mathrm{t}_{\text {PDS }}$ |  |  | 8 | ns | $\mathrm{R} L=27 \Omega$ (see Figure 9 and Figure 15) |
| DRIVER OUTPUT ENABLE/DISABLE TIMES (ADM3485 only) |  |  |  |  |  |
| Output Enable Time to Low Level, tpzl |  | 45 | 90 | ns | $\mathrm{R}_{\mathrm{L}}=110 \Omega$ (see Figure 11 and Figure 17) |
| Output Enable Time to High Level, $\mathrm{t}_{\text {PzH }}$ |  | 45 | 90 | ns | $\mathrm{R}_{\mathrm{L}}=110 \Omega$ (see Figure 10 and Figure 16) |
| Output Disable Time from High Level, $\mathrm{t}_{\text {PHz }}$ |  | 40 | 80 | ns | $\mathrm{R}_{L}=110 \Omega$ (see Figure 10 and Figure 16) |
| Output Disable Time from Low Level, tplz |  | 40 | 80 | ns | $\mathrm{R}_{L}=110 \Omega$ (see Figure 11 and Figure 17) |
| Output Enable Time from Shutdown to Low Level, tpsL |  | 650 | 900 | ns | $\mathrm{R}_{L}=110 \Omega$ (see Figure 11 and Figure 17) |
| Output Enable Time from Shutdown to High Level, tpsh |  | 650 | 900 | ns | $\mathrm{R}_{\mathrm{L}}=110 \Omega$ (see Figure 10 and Figure 16) |

${ }^{1}$ Measured on $\left|t_{\text {pH }}(Y)-t_{\text {pHL }}(Y)\right|$ and $\left|t_{\text {pHH }}(Z)-t_{\text {pHL }}(Z)\right|$.

## TIMING SPECIFICATIONS—ADM3483/ADM3488

$\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 4.

| Parameter | Min | Typ | Max | Units | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DRIVER |  |  |  |  |  |
| Differential Output Delay, $\mathrm{t}_{\text {D }}$ | 600 | 900 | 1400 | ns | $\mathrm{RL}_{\mathrm{L}}=60 \Omega$ (see Figure 8 and Figure 14) |
| Differential Output Transition Time, t $_{\text {T }}$ | 400 | 700 | 1200 | ns | $\mathrm{R}_{\mathrm{L}}=60 \Omega$ (see Figure 8 and Figure 14) |
| Propagation Delay, Low-to-High Level, tpLH | 700 | 1000 | 1500 | ns | $\mathrm{R}_{\mathrm{L}}=27 \Omega$ (see Figure 9 and Figure 15) |
| Propagation Delay, High-to-Low Level, tpHL | 700 | 1000 | 1500 | ns | $\mathrm{R}_{\mathrm{L}}=27 \Omega$ (see Figure 9 and Figure 15) |
| $\mid$ tplh - $^{\text {tpHL }}$ \| Propagation Delay Skew, ${ }^{1}$ tpds |  | 100 |  | ns | $\mathrm{R}_{\mathrm{L}}=27 \Omega$ (see Figure 9 and Figure 15) |
| DRIVER OUTPUT ENABLE/DISABLE TIMES (ADM3483 only) |  |  |  |  |  |
|  |  |  |  |  |  |
| Output Enable Time to Low Level, tpzl |  | 900 | 1300 | ns | $\mathrm{R}_{\mathrm{L}}=110 \Omega$ (see Figure 11 and Figure 17) |
| Output Enable Time to High Level, $\mathrm{t}_{\text {Pz }}$ |  | 600 | 800 | ns | $\mathrm{R}_{\mathrm{L}}=110 \Omega$ (see Figure 10 and Figure 16) |
| Output Disable Time from High Level, tpHz |  | 50 | 80 | ns | $\mathrm{R}_{\mathrm{L}}=110 \Omega$ (see Figure 10 and Figure 16) |
| Output Disable Time from Low Level, tplz |  | 50 | 80 | ns | $\mathrm{R}_{\mathrm{L}}=110 \Omega$ (see Figure 11 and Figure 17) |
| Output Enable Time from Shutdown to Low Level, tpst |  | 1.9 | 2.7 | $\mu \mathrm{s}$ | $\mathrm{R}_{\mathrm{L}}=110 \Omega$ (see Figure 11 and Figure 17) |
| Output Enable Time from Shutdown to High Level, tpsh |  | 2.2 | 3.0 | $\mu \mathrm{s}$ | $\mathrm{R}_{\mathrm{L}}=110 \Omega$ (see Figure 10 and Figure 16) |

[^1]TIMING SPECIFICATIONS—ADM3483/ADM3485/ADM3488/ADM3490
$\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 5.

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RECEIVER |  |  |  |  |  |
| Time to Shutdown <br> $\mathrm{t}_{\text {shon }}$ ADM3483/ADM3485¹ | 80 | 190 | 300 | ns |  |
| Propagation Delay, Low-to-High Level $\mathrm{t}_{\text {RPL }}$ ADM3485/ADM3490 trple $^{\text {ADM }} 3483 / A D M 3488$ | 25 25 | 65 75 | $\begin{aligned} & 90 \\ & 120 \end{aligned}$ | ns ns | $\mathrm{V}_{\mathrm{ID}}=0 \mathrm{~V}$ to $3.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (see Figure 12 and Figure 18) |
| Propagation Delay, High-to-Low Level <br> trphl ADM3485/ADM3490 <br> trphl ADM3483/ADM3488 | 25 25 | 65 75 | $\begin{aligned} & 90 \\ & 120 \end{aligned}$ | ns ns | $\mathrm{V}_{\mathrm{ID}}=0 \mathrm{~V}$ to $3.0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (see Figure 12 and Figure 18) |
| \|t PLH - tphL | Propagation Delay Skew <br> trpds ADM3485/ADM3490 <br> $t_{\text {RPDS }}$ ADM3483/ADM348 |  |  | $\begin{aligned} & 10 \\ & 20 \end{aligned}$ | ns ns | $\mathrm{V}_{\mathrm{ID}}=0 \mathrm{~V} \text { to } 3.0 \mathrm{~V}, \mathrm{CL}=15 \mathrm{pF} \text {, (see Figure } 12$ and Figure 18) |
| RECEIVER OUTPUT ENABLE/DISABLE TIMES (ADM3483/ADM3485 only) |  |  |  |  |  |
| Output Enable Time to Low Level, $\mathrm{t}_{\text {PRZL }}$ |  | 25 | 50 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (see Figure 13 and Figure 19) |
| Output Enable Time to High Level, tprzH |  | 25 | 50 | ns | $\mathrm{C}_{L}=15 \mathrm{pF}$ (see Figure 13 and Figure 19) |
| Output Disable Time from High Level, $\mathrm{t}_{\text {PRHz }}$ |  | 25 | 45 | ns | $\mathrm{C}_{L}=15 \mathrm{pF}$ (see Figure 13 and Figure 19) |
| Output Disable Time from Low Level, tprLz |  | 25 | 45 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (see Figure 13 and Figure 19) |
| Output Enable Time from Shutdown to Low Level, tpRSL |  | 720 | 1400 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (see Figure 13 and Figure 19) |
| Output Enable Time from Shutdown to High Level, tprsh |  | 720 | 1400 | ns | $C_{L}=15 \mathrm{pF}$ (see Figure 13 and Figure 19) |

[^2]
## ADM3483/ADM3485/ADM3488/ADM3490

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

Table 6.

| Parameter | Rating |
| :---: | :---: |
| $\mathrm{V}_{\text {cc }}$ to GND | 7 V |
| Digital I/O Voltage ( $\mathrm{DE}, \overline{\mathrm{RE}}, \mathrm{DI}$ ) | -0.3 V to $\mathrm{V}_{\text {cc }}+0.3 \mathrm{~V}$ |
| Digital I/O Voltage (Rout) | $\mathrm{V}_{\mathrm{cc}}-0.5 \mathrm{~V}$ to $\mathrm{V}_{\text {cc }}+0.5 \mathrm{~V}$ |
| Driver Output/Receiver Input Voltage | -7.5 V to +12.5 V |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $\theta_{\text {JA }}$ Thermal Impedance |  |
| 8-Lead SOIC | $121^{\circ} \mathrm{C} / \mathrm{W}$ |
| Lead Temperature |  |
| Soldering (10 seconds) | $300^{\circ} \mathrm{C}$ |
| Vapor Phase (60 seconds) | $215^{\circ} \mathrm{C}$ |
| Infrared (15 seconds) | $220^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.


## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 3. ADM3483/ADM3485 Pin Configuration


Figure 4. ADM3488/ADM3490 Pin Configuration

Table 7. Pin Function Descriptions

| ADM3483/ADM3485 Pin No. | ADM3488/ADM3490 Pin No. | Mnemonic | Description |
| :---: | :---: | :---: | :---: |
| 1 | 2 | RO | Receiver Output. When enabled, if $\mathrm{A}>\mathrm{B}$ by 200 mV , then $\mathrm{RO}=$ high. If $A<B$ by 200 mV , then $\mathrm{RO}=$ low. |
| 2 | N/A | $\overline{\mathrm{RE}}$ | Receiver Output Enable. A low level enables the receiver output, RO. A high level places it in a high impedance state. If $\overline{\mathrm{EE}}$ is high and DE is low, the device enters a low power shutdown mode. |
| 3 | N/A | DE | Driver Output Enable. A high level enables the driver differential Outputs $A$ and $B$. A low level places it in a high impedance state. If $\overline{\mathrm{RE}}$ is high and DE is low, the device enters a low power shutdown mode. |
| 4 | 3 | DI | Driver Input. With a half duplex part when the driver is enabled, a logic low on DI forces A low and B high while a logic high on DI forces A high and B low. With a full duplex part when the driver is enabled, a logic low on DI forces Y low and Z high while a logic high on DI forces Y high and Z low. |
| 5 | 4 | GND | Ground. |
| N/A | 5 | Y | Noninverting Driver Output. |
| N/A | 6 | Z | Inverting Driver Output. |
| 6 | N/A | A | Noninverting Receiver Input A and Noninverting Driver Output A. |
| N/A | 8 | A | Noninverting Receiver Input A. |
| 7 | N/A | B | Inverted Receiver Input B and Inverted Driver Output B. |
| N/A | 7 | B | Inverted Receiver Input B. |
| 8 | 1 | V ${ }_{\text {cc }}$ | Power Supply, $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$. |

## TEST CIRCUITS



Figure 5. Driver VoD and Voc


Figure 6. Driver VOD with Varying Common-Mode Voltage


Figure 7. Receiver $V_{\text {он }}$ and $V_{\text {OL }}$

${ }^{1}$ PPR $=250 \mathrm{kHz}, 50 \%$ DUTY CYCLE, $\mathrm{t}_{\mathrm{R}} \leq 6.0 \mathrm{~ns}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$. ${ }^{2} \mathrm{C}_{\mathrm{L}}$ INCLUDES PROBE AND STRAY CAPACITANCE.
Figure 8. Driver Differential Output Delay and Transition Times

${ }^{1} \mathrm{PPR}=250 \mathrm{kHz}, 50 \%$ DUTY CYCLE, $\mathrm{t}_{\mathrm{R}} \leq 6.0 \mathrm{~ns}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$. ${ }^{2} \mathrm{C}_{\mathrm{L}}$ INCLUDES PROBE AND STRAY CAPACITANCE.

Figure 9. Driver Propagation Delays

${ }^{1} \mathrm{PPR}=250 \mathrm{kHz}, 50 \%$ DUTY CYCLE, $\mathrm{t}_{\mathrm{R}} \leq 6.0 \mathrm{~ns}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$.
${ }^{2} \mathrm{C}_{\mathrm{L}}$ INCLUDES PROBE AND STRAY CAPACITANCE.
Figure 10. Driver Enable and Disable Times ( PFZH, $t_{\text {PSH, }} t_{\text {PHZ }}$ )

${ }^{1}$ PPR $=250 \mathrm{kHz}, 50 \%$ DUTY CYCLE, $\mathrm{t}_{\mathrm{R}} \leq 6.0 \mathrm{~ns}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$. ${ }^{2} \mathrm{C}_{\mathrm{L}}$ INCLUDES PROBE AND STRAY CAPACITANCE.

Figure 11. Driver Enable and Disable Times ( $\left.t_{\text {PLL }}, t_{\text {PSL, }} t_{P L Z}\right)$

${ }^{1} \mathrm{PPR}=250 \mathrm{kHz}, 50 \%$ DUTY CYCLE, $\mathrm{t}_{\mathrm{R}} \leq 6.0 \mathrm{~ns}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$. ${ }^{2} \mathrm{C}_{\mathrm{L}}$ INCLUDES PROBE AND STRAY CAPACITANCE.

Figure 12. Receiver Propagation Delay

${ }^{1}$ PPR $=250 \mathrm{kHz}, 50 \%$ DUTY CYCLE, $\mathrm{t}_{\mathrm{R}} \leq 6.0 \mathrm{~ns}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$.
${ }^{2} \mathrm{C}_{\mathrm{L}}$ INCLUDES PROBE AND STRAY CAPACITANCE.
Figure 13. Receiver Enable and Disable Times

## SWITCHING CHARACTERISTICS



Figure 14. Driver Differential Output Delay and Transition Times


Figure 15. Driver Propagation Delays


Figure 16. Driver Enable and Disable Times ( $t_{P Z H}, t_{P S H}, t_{P H Z}$ )


Figure 17. Driver Enable and Disable Times ( $\left.t_{P Z L}, t_{P S L}, t_{P L Z}\right)$


Figure 18. Receiver Propagation Delay


Figure 19. Receiver Enable and Disable Times

## ADM3483/ADM3485/ADM3488/ADM3490

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 20. Output Current vs. Receiver Output Low Voltage


Figure 21. Output Current vs. Receiver Output High Voltage


Figure 22. Receiver Output High Voltage vs. Temperature, $I_{0}=1.5 \mathrm{~mA}$


Figure 23. Receiver Output Low Voltage vs. Temperature, $10=2.5 \mathrm{~mA}$


Figure 24. Driver Output Current vs. Differential Output Voltage


Figure 25. Driver Differential Output Voltage vs. Temperature, $R I=54 \Omega$


Figure 26. Output Current vs. Driver Output Low Voltage


Figure 27. Output Current vs. Driver Output High Voltage


Figure 28. Supply Current vs. Temperature


Figure 29. Shutdown Current vs. Temperature

## ADM3483/ADM3485/ADM3488/ADM3490

## CIRCUIT DESCRIPTION

The ADM3483/ADM3485/ADM3488/ADM3490 are low power transceivers for RS-485 and RS-422 communications. The ADM3483/ADM3488 transmit and receive at data rates up to 250 kbps ; the ADM3485/ADM3490 transmit at up to 10 Mbps . The ADM3488/ADM3490 are full duplex transceivers, while the ADM3483/ADM3485 are half duplex transceivers. Driver enable (DE) and receiver enable ( $\overline{\mathrm{RE}}$ ) pins are included on the ADM3483/ADM3485. When disabled, the driver and receiver outputs are high impedance.

## DEVICES WITH RECEIVER/DRIVER ENABLES

(ADM3483/ADM3485)
Table 8. Transmitting Truth Table

| Transmitting Inputs |  |  | Transmitting Outputs |  | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathbf{R E}}$ | DE | DI | B | A |  |
| X ${ }^{1}$ | 1 | 1 | 0 | 1 | Normal |
| X ${ }^{1}$ | 1 | 0 | 1 | 0 | Normal |
| 0 | 0 | $\mathrm{X}^{1}$ | High-Z ${ }^{2}$ | High-Z ${ }^{2}$ | Normal |
| 1 | 0 | $\mathrm{X}^{1}$ | High-Z ${ }^{2}$ | High-Z ${ }^{2}$ | Shutdown |

[^3]Table 9. Receiving Truth Table

|  | Receiving <br> Inputs |  | Receiving <br> Outputs |  |
| :--- | :--- | :--- | :--- | :--- |
| $\overline{\mathbf{R E}}$ | $\mathbf{D E}$ | $\mathbf{A - B}$ | Ro | Mode |
| 0 | 0 | $\geq+0.2 \mathrm{~V}$ | 1 | Normal |
| 0 | 0 | $\leq-0.2 \mathrm{~V}$ | 0 | Normal |
| 0 | 0 | Inputs Open | 1 | Normal |
| 1 | 0 | $\mathrm{X}^{1}$ | High $-\mathrm{Z}^{2}$ | Shutdown |

${ }^{1} \mathrm{X}=$ Don't care.
${ }^{2}$ High-Z $=$ High impedance.

## DEVICES WITHOUT RECEIVER/DRIVER ENABLES

 (ADM3488/ADM3490)Table 10. Transmitting Truth Table

| Transmitting Inputs | Transmitting Outputs |  |
| :--- | :---: | :---: |
| DI | $\mathbf{Z}$ | $\mathbf{Y}$ |
| 1 | 0 | 1 |
| 0 | 1 | 0 |

Table 11. Receiving Truth Table

| Receiving Inputs | Receiving Outputs |
| :--- | :--- |
| A-B | Ro |
| $\geq+0.2 \mathrm{~V}$ | 1 |
| $\leq-0.2 \mathrm{~V}$ | 0 |
| Inputs Open | 1 |

## REDUCED EMI AND REFLECTIONS

## (ADM3483/ADM3488)

The ADM3483/ADM3488 are slew rate limited transceivers, minimizing EMI and reducing reflections caused by improperly terminated cables.

## LOW POWER SHUTDOWN MODE (ADM3483/ADM3485)

A low power shutdown mode is initiated by bringing both $\overline{\mathrm{RE}}$ high and DE low. The devices do not shut down unless both the driver and receiver are disabled (high impedance). In shutdown, the devices typically draw only 2 nA of supply current. For these devices, the $t_{\text {PSH }}$ and tpsL enable times assume the part was in the low power shutdown mode; the tpzh and tpzL enable times assume the receiver or driver was disabled, but the part was not shut down.

## DRIVER OUTPUT PROTECTION

Two methods are implemented to prevent excessive output current and power dissipation caused by faults or by bus contention. Current limit protection on the output stage provides immediate protection against short circuits over the whole common-mode voltage range (see Typical Performance Characteristics). In addition, a thermal shutdown circuit forces the driver outputs into a high impedance state if the die temperature rises excessively.

## PROPAGATION DELAY

Skew time is the difference between the low-to-high and high-to-low propagation delays. Small driver/receiver skew times help maintain a symmetrical mark-space ratio ( $50 \%$ duty cycle). The receiver skew time, $\left|t_{\text {PRLH }}-t_{\text {PRHL }}\right|$, is under $10 \mathrm{~ns}(20 \mathrm{~ns}$ for ADM3483/ADM3488). The driver skew times are 8 ns for ADM3485/ADM3490, and typically under 100 ns for ADM3483/ADM3488.

## TYPICAL APPLICATIONS

The ADM3483/ADM3485/ADM3488/ADM3490 transceivers are designed for bidirectional data communications on multipoint bus transmission lines. Figure 30 and Figure 31 show typical network applications circuits. These parts can also be used as line repeaters, with cable lengths longer than 4000 feet, as shown in Figure 32. To minimize reflections, the line should be terminated at both ends in its characteristic impedance, and stub lengths off the main line should be kept as short as possible. The slew rate limited ADM3483/ADM3488 are more tolerant of imperfect termination.

## LINE LENGTH VS. DATA RATE

The RS-485 and RS-422 standards cover line lengths up to 4000 feet. For line lengths greater than 4000 feet, see Figure 32.


Figure 30. ADM3483/ADM3485 Typical Half Duplex RS-485 Network


NOTES

1. $\mathrm{R}_{\mathrm{T}}$ IS EQUAL TO THE CHARACTERISTIC IMPEDANCE OF THE CABLE.

Figure 31. ADM3488/ADM3490 Full Duplex RS-485 Network

## ADM3488/ADM3490



NOTES

1. $\mathrm{R}_{\mathrm{T}}$ IS EQUAL TO THE CHARACTERISTIC IMPEDANCE OF THE CABLE.

Figure 32. Line Repeater for ADM3488/ADM3490

## ADM3483/ADM3485/ADM3488/ADM3490

## OUTLINE DIMENSIONS



Figure 33. 8-Lead Standard Small Outline Package [SOIC_N] Narrow Body
(R-8)
Dimensions shown in millimeters and (inches)

| Model | Temperature Range | Package Description | Package Option | Ordering Quantity |
| :---: | :---: | :---: | :---: | :---: |
| ADM3483ARZ ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Narrow Body Small Outline (SOIC_N) | R-8 |  |
| ADM3483ARZ-REEL7 ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Narrow Body Small Outline (SOIC_N) | R-8 | 1,000 |
| ADM3485ARZ ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Narrow Body Small Outline (SOIC_N) | R-8 |  |
| ADM3485ARZ-REEL7 ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Narrow Body Small Outline (SOIC_N) | R-8 | 1,000 |
| ADM3488ARZ ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Narrow Body Small Outline (SOIC_N) | R-8 |  |
| ADM3488ARZ-REEL7 ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Narrow Body Small Outline (SOIC_N) | R-8 | 1,000 |
| ADM3490ARZ ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Narrow Body Small Outline (SOIC_N) | R-8 |  |
| ADM3490ARZ-REEL7 ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Narrow Body Small Outline (SOIC_N) | R-8 | 1,000 |

[^4]NOTES

## NOTES

## 中发网 <br> WWW．Zfa．©n


[^0]:    将 물 PDF
    Rqv． 0
    Information furnished by Analog Devices is believed to be accurate and reliable．However，no responsibility is assumed by Analog Devices for its use，nor for any infringements of patents or other responsibility is assumed by Analog Devices for its use，nor for any infringements of patents or other
    rights of third parties that may result from its use．Specifications subject to change without notice．No license is granted by implication or otherwise under any patent or patent rights of Analog Devices．

[^1]:    ${ }^{1}$ Measured on $\left|t_{\text {PLH }}(Y)-t_{\text {PHL }}(Y)\right|$ and $\left|t_{\text {PLH }}(Z)-t_{\text {PHL }}(Z)\right|$.

[^2]:    ${ }^{1}$ The transceivers are put into shutdown by bringing the $\overline{\mathrm{RE}}$ high and DE low. If the inputs are in this state for less than 80 ns , the parts are guaranteed not to enter shutdown. If the parts are in this state for at least 300 ns , the parts are guaranteed to have entered shutdown.

[^3]:    'X = Don't care.
    ${ }^{2}$ High-Z $=$ High impedance.

[^4]:    ${ }^{1} \mathrm{Z}=\mathrm{Pb}$-free part.

