查询AD7666供应商

ANALOG DEVICES

捷多邦,专业PCB打样工厂,24小时加急出货

16-Bit 500 kSPS Puls Unipolar ADC with Refere

AD7666

FEATURES

2.5 Vinternal eference: typial drift 3 ppm/C Guaranteed max drift15 ppm/°C Throughput: 500 kSPS INL: -2.0 LSBmax (-0.0038% of fullscale) DZSC.COM 16-bit resolubn with no missing codes S/(N+D)88dB min @ 20 kHz THD: 96 dBmax @ 20 kHz Analog input voltage range: Ø to 2.5/ Both AC and DC specifications No pipeline delay Parallel and serial 5V/3 Vinterface SPIfi/QSPI^M/MCROWIRE[™]/DSP compatible Single 5 Vsuppy operation Power dissipatin 66 mWytp, 132 µW @ 1 kBS without REF 81 mW typ with REF 48-lead LQFP and 48lead LFCSP packages Pin-to-pin compatible with PSAR ADCs


APPLICATIONS

Data acquisition Medical instuments Digital signal processing Spectrum analsis Instrumentation Battery-powered systems Process control

GENERAL DESCRIPTION

The AD7666* is 16 ib, 500 RSS, charge redistribution SAR analog-o-dgital converter that operates from a sigle 5V power supply. The part contains a hig speed, 16-bit sampling AD C, an internal conversion lock, internal reference, eror correction circuits, and both serial and prallel system iterface opts. The AD7666 is how are factory-calibrated and comprehensively tostel to ensure acparameters such assignaltonoise ratio (SNR) and total harmonic distortion (THD), in addition to the more traditional dc prameters fogain, offset, and linearity.

The AD7666 is vailable in a 4 lead DFP and a ting 48-lead LFCSP, with operation specified from 40°Cto +85°C. 'Patent Rending.



FUNCTIONAL BLOCK DAGRAM




Figure 1. Functional Block Diagram

Table 1. PulSAR Selection

	Type/kSPS	100 250	500 570	800 1000
	Pseudo-	AD7651	AD765ØAD7652	AD7653
	Differential	AD766ØAD7661	AD766 4 A <mark>D76</mark> 66	AD7667
	True Bipolar	AD7663	AD7665	AD7671
-	True Differential	AD7675	AD7676	AD7677
-	18-Bit	AD7678	AD7679	AD7674
1	Multichann <i>e</i> l		AD7654	
	Simultaneous		AD7655	

PRODUCT HIGHLIGHTS

- 1. Fast Throughput. The AD7666 is 500 RS, charge redistribution, 16-tt SAR AD C with internal eror correction circuitry.
- Superior INL.
 The AD7666 has a maximintegral nonlinearity of 2.0 LB withno missing 16-lbccdes.
- 3. Internal Reference. The AD7666 has n internal reference with a typical temperature dift of 3 pm/℃.
- Single-Supply Operation. The AD7666 per tes from a sigle 5/ supply. Its power dissipation decreases with throughput.
- Serial or Parallel Interface.
 Versatile parallel or 2-wie serial interfacearrangement is compatible with both 3/ and 5/ logc.

One Technology Way, P.O. Box 9106Norwood, MA 02062-9106, U.S.A. Tel: 7813294700 www.analog.com

TABLE OF CONTENTS

Specifications	Digital Interface
Timing Specifications	Parallel Interface
Absolute Maximum Ratings7	Serial Interface
ESD Caution7	Master Serial Interface
Pin Configuration and Function Descriptions	Slave Serial Interface24
Definitions of Specifications11	Microprocessor Interfacing26
Typical Performance Characteristics	pplication Hints27
Circuit Information	Bipolar and Wider Input Ranges27
Converter Operation16	Layout27
Typical Connection Diagram18	Evaluating the AD7666 s Performance
Power Dissipation versus Throughput20 C	Dutline Dimensions
Conversion Control21	Ordering Guide

REVISION HISTORY

Revision 0: Initial Version

SPECIFICATIONS

Table 2. ...40°C to +85°C, AVDD = DVDD = 50V/DD = 2.7 V to 5.25 V, unless otherwise noted

Parameter	Conditions	Min	Тур І	Max	Unit
RESOLUTION		16			Bits
ANALOG INPUT					
Voltage Range	M Ngnd	0		VEF	V
Operating Input Voltage	М	0.1		+3	V
	Mngnd	0.1		+0.5	V
Analog Input CMRR	ı₀f= 10 kHz		65		dB
Input Current	500 kSPS Throughput		7.7		μA
Input Impedance					
THROUGHPUT SPEED					
Complete Cycle				2	μs
Throughput Rate		0		500	kSPS
DC ACCURACY					
Integral Linearity Error		2.0		+2.0	² LSB
No Missing Codes		16			Bits
Differential Linearity Error		1.0		+1.5	LSB
Transition Noise			0.7		LSB
Unipolar Zero Error, Min to TMAX ³				±5	LSB
Unipolar Zero Error Temperature Drift			±0.5		ppm/°C
Full-Scale Error, MT to TMAX ³	REF = 2.5 V			±0.08	% of FSR
Full-Scale Error Temperature Drift			±1.4		ppm/°C
Power Supply Sensitivity	AVDD = 5 V ± 5%		±2		LSB
AC ACCURACY					
Signal-to-Noise	uti = 20 kHz	88	89.2		đВ
Spurious Free Dynamic Range	in ≢ 20 kHz	96	107		dB
Total Harmonic Distortion	t = 20 kHz		106	96	dB
Signal-to-(Noise + Distortion)	inf = 20 kHz	88	89.1		dB
	60 dB Input _N	00	30		dB
3 dB Input Bandwidth			12		MHz
SAMPLING DYNAMICS			12		
Aperture Delay			2		ns
Aperture Jitter			5		ps rms
•			0	750	
Transient Response	Full-Scale Step			750	ns
REFERENCE		0.400		0.507	
Internal Reference Voltage	R₩=@ 25°C	2.493	2.5	2.507	V
Internal Reference Temperature Drif	40°C to +85°C		±3	±15	ppm/°C
Output Voltage Hysteresis	40°C to +85°C		50		ppm
Long Term Drift			100		ppm/1000 Hours
Line Regulation	$AVDD = 5 V \pm 5\%$		±15		ppm/V
Turn-On Settling Time	kௐ _F = 10 μF		5		ms
Temperature Pin					
Voltage Output @ 25°C			300		mV
Temperature Sensitivity			1		mV/°C
Output Resistance			4		k
External Reference Voltage Range		2.3	2.5	AVDD '	
External Reference Current Drain	500 kSPS Throughput		120		μΑ

Parameter	Conditions	Min	Тур	Max	Unit
DIGITAL INPUTS					
Logic Levels					
VIL		0.3		+0.8	V
Vih		2.0		DVDD + 0.3	V
lı_		1		+1	μA
lн		1		+1	μA
DIGITAL OUTPUTS					
Data Format					
Pipeline Delaŷ					
V _{OL}	I _{SINK} = 1.6 mA			0.4	V
Vон	Isourc⊫500 μA	OVDD 0.6			V
POWER SUPPLIES					
Specified Performance					
AVDD		4.75	5	5.25	V
DVDD		4.75	5	5.25	V
OVDD		2.7		5.25	V
Operating Current	500 kSPS Throughput				
AVDD [®]	With Reference and Buffer		12.2		mA
AVDD ⁹	Reference and Buffer Alone		3		mA
DVDD ⁰			4.1		mA
OVDD ^o			102		μA
Power Dissipation without REF ⁰	500 kSPS Throughput		66	75	mW
	1 kSPS Throughput		132		μW
Power Dissipation with R₽P	500 kSPS Throughput		81	90	mW
TEMPERATURE RANGE					
Specified Performance	T _{MIN} to T _{MAX}	40		+85	°C

¹See Analog Input section.

²LSB means least significant bit. With the 0 V to 2.5 V input range, 1 LSB is 38.15 μV. ³See the D**f**enitions of Specificationssection. These specifications do not include the error contribution from the externælænfce. ⁴All specifications in dB are referred to a full-scale input FS. Tested with an input signal at 0.5 dB below full-scalegtbetæsse specified.

⁵Parallel or Serial 16-Bit.

³Parallel or Serial 16-Bit.
 ⁶Conversion results are available imidiately after completed conversion.
 ⁷The max should be the minimu of 5.25 V and DVDD + 0.3 V.
 ⁸ With REF, PDREF and PDBUF are LONdoutwREF, PDREF and PDBUF are HIGH.
 ⁹ With PDREF, PDBUF LOW and PD HIGH.
 ¹⁰ Tested in parallel reading mode.
 ¹¹Canceut for the for actioned of temperature reason.

¹¹Consult factory for extended temperature range.

TIMING SPECIFICATIONS

Table 3. ...40°C to +85°C, AVDD = DVDD = 50 VDD = 2.7 V to 5.25 V, unless otherwise noted

Parameter	Symbol	Min	Тур	Max	Unit
Refer to Figure 33 and Figure 34					
Convert Pulse Width	t ₁	10			ns
Time between Conversions	t ₂	2			μs
CNVSLOW to BUSY HIGH Delay	t ₃			35	ns
BUSY HIGH All Modes Except Master Serial Read after Convert	t ₄			1.25	μs
Aperture Delay	t ₅		2		ns
End of Conversion to BUSY LOW Delay	t ₆	10			ns
Conversion Time	t7			1.25	μs
Acquisition Time	t ₈	750			ns
RESET Pulse Width	t9	10			ns
Refer to Figure 35, Figure 36, and Figure 37 (Parallel Interface Modes)					
CNVSLOW to DATA Valid Delay	t ₁₀			1.25	μs
DATA Valid to BUSY LOW Delay	t ₁₁	12			ns
Bus Access Request to DATA Valid	t ₁₂			45	ns
Bus Relinquish Time	t ₁₃	5		15	ns
Refer to Figure 39 and Figure 40 (Master Serial Interface Modes)					
CSLOW to SYNC Valid Delay	t ₁₄			10	ns
CSLOW to Internal SCLK Valid Délay	t ₁₅			10	ns
CSLOW to SDOUT Delay	t ₁₆			10	ns
CNVSLOW to SYNC Delay	t ₁₇		525		ns
SYNC Asserted to SCLK First Edge Delay	t ₁₈	3	020		ns
Internal SCLK Periód	t ₁₉	25		40	ns
Internal SCLK HIGH	t ₂₀	12		-	ns
Internal SCLK LOW	t ₂₁	7			ns
SDOUT Valid Setup Tirfne	t ₂₂	4			ns
SDOUT Valid Hold Time	t ₂₃	2			ns
SCLK Last Edge to SYNC Delay	t ₂₄	3			ns
CSHIGH to SYNC HI-Z	t ₂₅			10	ns
CSHIGH to Internal SCLK HI-Z	t ₂₆			10	ns
CSHIGH to SDOUT HI-Z	t ₂₇			10	ns
BUSY HIGH in Master Serial Read after Convert	t ₂₈		See Tab	-	
CNVS LOW to SYNC Asserted Delay	t ₂₉		1.25		μs
SYNC Deasserted to BUSY LOW Delay	t ₃₀		25		ns
Refer to Figure 41 and Figure 42 (Slave Serial Interface Modes)			20		
External SCLK Setup Time	t ₃₁	5			ns
External SCLK Active Edge to SDOUT Delay	t ₃₂	3		18	ns
SDIN Setup Time	t ₃₃	5			ns
SDIN Hold Time	t ₃₄	5			ns
External SCLK Period	t ₃₅	25			ns
External SCLK HIGH	t ₃₆	10			ns
External SCLK LOW	t ₃₇	10			ns

¹In serial interface mode, the SYNC, SCLK, SDOUT timings are defined with a maximum load of 10 pF; otherwise, thead is 60 pF maximum. ²In serial master read during covert mode. See Table 4 for serial master read after convert mode.

Table 4. Serial Clock Timings in Master Read after Convert

DIVSCLK[1]		0	0	1	1	
DIVSCLK[0]	Symbol	0	1	0	1	Unit
SYNC to SCLK First Edge Delay Minimum	t ₁₈	3	17	17	17	ns
Internal SCLK Period Minimum	t ₁₉	25	50	100	200	ns
Internal SCLK Period Maximum	t ₁₉	40	70	140	280	ns
Internal SCLK HIGH Minimum	t ₂₀	12	22	50	100	ns
Internal SCLK LOW Minimum	t ₂₁	7	21	49	99	ns
SDOUT Valid Setup Time Minimum	t ₂₂	4	18	18	18	ns
SDOUT Valid Hold Time Minimum	t ₂₃	2	4	30	80	ns
SCLK Last Edge to SYNC Delay Minimum	t ₂₄	3	55	130	290	ns
BUSY HIGH Width Maximum	t ₂₄	2	2.5	3.5	5.75	μs

ABSOLUTE MAXIMUM RATINGS

Table 5. AD7666 Stress Ratings

Parameter	Rating
IN ^e , TEM ^p , REF, REFBUFIN, INGI	NDA,VDD + 0.3 V to
REFGND to AGND	AGND 0.3 V
Ground Voltage Differences	
AGND, DGND, OGND	±0.3 V
Supply Voltages	
AVDD, DVDD, OVDD	0.3 V to +7 V
AVDD to DVDD, AVDD to OVD	D ±7 V
DVDD to OVDD	0.3 V to +7 V
Digital Inputs	0.3 V to DVDD + 0.3 V
PDREF, PDB⊍F	±20 mA
Internal Power Dissipation	700 mW
Internal Power Dissipation	2.5 W
Junction Temperature	150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature Range	300°C
(Soldering 10 sec)	

¹ Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This asstress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this spélication is not implied. Exposure to absolute maximum rating coditions for extended peiods may affect device reliability.

² See Analog Input section.

³ See the Voltage Reference Input section.


⁴ Specification is for the device in free air:

48-Lead LQFP;_{JA}= 91°C/W, _{JC}= 30°C/W

⁵ Specification is for the device in free air: 48-Lead LFCSP_{iA} = 26°C/W.

ESD CAUTION

ESD (electrostatic discharge) sensitive dev Exectrostatic charges as high as 4000 V readily accumulate on the human body and test equinent and can discharge without detection. Although this product features proprietary ESD protection recuitry, permanent damage may occur on devices subjected to high energy electrostatilischarges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.






Figure 3. Voltage Reference Levels for Timing



PIN CONFURATION ANNOFION DESCRIPTIONS




Figure 4. 48-tead LQFP(ST48) and 48LeadLFCB(CP-48)

Table 6. Pin Function Descriptions

l able 6.	Pin Function Des	criptions	
Pin No.	Mnemonic	Type ¹	Description
1, 36, 41, 42	AGND	Р	Analog Power Cound Pin.
2, 44	AVDD	Р	Input Analog Power Pin. Nominally 5 V.
3, 6, 7, 40	NC		No Connect.
4	BYTESWAP	DI	Paralle Mode Selection &-/16-bit). When LOW, the SB is output on D[7:@and the MSB is output on D[15:8]. When HGH, the LSB is output @D[15:8] and the MSB is output on D[7:0].
5	OBZC	DI	Straight Binary/Binary Twos Complement. Whe BZC is HIGH, the digital output is straight binary; when LOW, the MSB is inverted, resulting intervos complement output from its internal slift register.
8	SER₽AR	DI	Serial/Parallel Selection Input. When LOW, the praillel port is selected; when IBH, the serial interface mode is selected and some bits toble DATA bus are used as a seriaport.
9, 10	D[0:1]	DO	Bit 0 and Bit 1 of the Parallel RoData Output Bs. When SERAR is HIGH, these outputs are in high impedance.
11, 12	D[2:3]or DIVSCLK[0:1]	DI/O	When SERPAR is LOW, these outpostare used as Bit 2 and 3 of the parallelport data output bus. When SERPAR is HIGH, EXINT is LOW, and RDC/SDBNLOW (srial master read after convert), these inputs, part of the serial propare used to slow down, if desired, the internal serial clock that clocks the data output. In otheserial modes, these pis are notused.
13	D4 o <u>r</u> EXTINT	DI/O	When SERPAR is LOW, this output issed as Bit 4 offne parallelport data output bus. When SERPAR is HIGH, this input, part of the serpaort, is used as digital select input for choosing the internal data clock or an external data cobck. With EX/INT tied LOW, the internal clock is selected on the SCLK output. With EXINT set to a logic HIGH, output data is synchronized to an external clock signal connected to the SCLK input.
14	D5 or INVSYNC	DI/O	When SERPAR is LOW, this output is sed as Bit 5 of the parallel port data output bus. When SERPAR is HIGH, this input, part of the serpadrt, is used to select the active state of the SYNC signal. It is active in both masterand slave mode. When LOW, SYNC is active HIGH. When HIGH, SYNC is active LOW.
15	D6 or INVSCLK	DI/O	When SERFAR is LOW, this output is sed as Bit 6 of the parallel port data output bus. When SERFAR is HIGH, this input, part of the serpedirt, is used to invert the SLCK signal. It is active in both master and slave modes.

Pin No.	Mnemonic	Type ¹	Description
16	D7 or	DI/O	When SER7AR is LOW, this output is es as Bit 7 of the parallelort data output bus.
	RDC/SDIN		When SER7AR HIGH, this input, part of the serial poist, used as either an tearnal data input or a read mode selection input depending on the state of EXTV.
			When EXTINT is HIGH, RDC/SDIN could be used as a identiat to daisy-chain the conversion results
			from two or more ADCs onto a single SDOUT linee digital data level of SDIN is output on DATA with a delay of 16 SCLK periods after the initiation of the read sequence.
			When EXTINT is LOW, RDC/SDIN is used to select the read mode. When RDC/SDIN is HIGH, the data is output on SDOUT during conversion. When R BD /N is LOW, the data be output on SDOUT
			only when the conversion is complete.
17	OGND	Р	Input/Output Interface Digital Power Ground.
18	OVDD	P	Input/Output Interface DigitalPower. Nominally at the same supply as the host interface (5 V or 3 V).
19	DVDD	P	Digital Power. Nominally at 5 V.
20	DGND	P	Digital Power Ground.
21	D8 or SDOUT	DO	When SERFAR LOW, this output is est as Bit 8 of the paralleport data output bus.
			When SERFAR HIGH, this output, part of the serial port, is used as a serial data output synchronized to SCLK. Conversion results are extin an on-chip register. The AD7666 provides the conversion result, MSB first, from its internal shiftgister. The DATA format is determined by the logic level of OB2C. In serial mode when EXINT is LOW, SDOUT is valid on both edges of SCLK. In serial mode when EXINT is HIGH, if INVSCLK is LOW, SDOUD is valid on the SCLK rising edge and valid on the next falling edge; if INVSCLK is HIGEOUT is updated on the SCLK falling edge and valid on the next rising edge.
22	D9 or	DI/O	When SER AR is LOW, this output is useas Bit 9 of the parallel prodata or SCLK output bus.
	SCLK		When SER7AR is HIGH, this pin, part of the serial portuised as a serial datalock input or output,
			depending upon the logic state of the EXINT pin. The active edge where the data SDOUT is
			updated depends upon the logi state of the INVSCLK pin.
23	D10 or	DO	When SER AR is LOW, this output is es as Bit 10 of the parallel port data output bus.
	SYNC		When SERFAR HIGH, this output, part of the serial port, is used as a digital output frame synchronization for use with the internal data clock (EXINT = logic LOW). When a read sequence is initiated and INVSYNC is LOWNS driven HIGH and remained the SDOUT output is valid. When a read sequence is initiated and INVSYC is driven HIGH, SYNC is driven LOW and remains LOW while the SDOUT output is valid.
24	D11 or RDERROR	DO	When SERFAR is LOW, this output is useas Bit 11 of the parallel port data output bus. When SERFAR and EXTINT are HIGH, this output, part of the serpadrt, is used as an incomplete read error flag. In slave mode, when a data read is started anot complete when the following conversion is complete, the current data is test and RDERROR is pulsed HIGH.
2528	D[12:15]	DO	Bit 12 to Bit 15 of the Parallel Popata Output Bus. These pins are always outputs regardless of the state of SERVAR
29	BUSY	DO	Busy Output. Transitions HIGH whenconversion is started and remines HIGH until the conversion is complete and the data istatched into the on-chip shift registre The falling edge of BUSY could be used as a data ready clock signal.
30	DGND	Р	Must Be Tied to Digital Ground.
31	RD	DI	Read Data. Whe $\overline{0}$ Sand \overline{RD} are both LOW, the interface parallel or serial output bus is enabled.
32	<u>C</u> S	DI	Chip Select. Whe $\overline{0}$ Sand \overline{RD} are both LOW, the interface paralled serial output bus is enable $\overline{0}$ S is also used to gate the external clock.
33	RESET	DI	Reset Input. When set to a logic HIGH, this pin resets the AD7666 and the current conversion, if any, is aborted. If not used, thip in could be tied to DGND.
34	PD	DI	Power-Down Input. When set to a logic HIGH, perveconsumption is reduced and conversions are inhibited after the current one is completed.
35	CNVST	DI	Start Conversion. ICNVSTs HIGH when the acquisition phase) (is complete, the next falling edge on CNVSTputs the internal sample/holdnto the hold state and initiates a conversion. The mode is most appropriate if low sampling jitter is desired. CNVSTs LOW when the acquisition phase) (is complete, the internal sample/hold is put into the hold statend a conversion is immediately started.
37	REF	AI/O	Reference Input Voltagen-chip reference output voltage.
38	REFGND	AI	Reference Input Analog Ground.
39	INGND	AI	Analog Input Ground.

Pin No.	Mnemonic	Type ¹	Description
43	IN	AI	Primary Analog Input with a Range of 0 V to 2.5 V.
45	TEMP	AO	Temperature Sensor Voltage Output.
46	REFBUFIN	AI/O	Reference Input Voltage. Theference output and the reference buffer input.
47	PDREF	DI	This pin allows the choice of internal or exteal voltage references. When LOW, the on-chip reference is turned on. When HIGH, the internal reference is switched off and an external reference must be used.
48	PDBUF	DI	This pin allows the choice of buffering an internal or external reference with the internal buffer. When LOW, the buffer is selected. WhHIGH, the buffer is switched off.

¹AI = Analog Input; AI/O = Bidirectional Analog; AO = Analog Output; DI = Digital Input; DI/O = Bidirectional Digital; DOa±Obigout; P = Power.

DEFINITIONS OF SPECIFICATIONS

Integral Nonlinearity Error (INL)

Linearity error refers to the deviation of each individual code from a line dawn from negative full scale through positive full scale The point used as negative full scale occurs ½ LSB before the first code transition. Positive full scales defined as a level 1½ LSB beyond the last code transition. The deviation is measured from the middle & each code to the true \$raight line.

Differential Nonlinearity Error (DNL)

In an ideal ADC, code transitions are 1 LSB apart. Differential nonlinearity is the maximum deviation from this ideal value. It is often specified in terms of resolution for which no missing codes are guaranteed.

Full-Scale Eror

The last transition (from 0.11f10 to 0.11f11 in twos complement coding) should occur for an analog voltage 1½ LSB below the nominal full scale (249994278/ for the 0V to 2.5V range). The full-scale error is the deviation of the actual level of the last transition from the ideal level.

Unipolar Zero Error

The first transition should occur at a level $\frac{1}{2}$ LSB above analog ground (19.07 $\frac{3}{4}$ V for the 0V to 2.5V range). Unipolar zero error is the deviation of the actual transition from that point.

Spurious-Free Dynamic Range (SFDR)

SFDR is the difference, in decibels (dB), between the rms amplitude of the input signal and he peak spurious signal.

Effective Number Of Bits (ENO)

ENCB is a measurement of the resolution with a sinewave input. It is related to S'(N+D) and is expressed in bits by the following formula:

Total Harmonic Distortion (THD)

THD is the ratio of the rms sum of the first five harmonic components to the rms value of a full-scale input signal, and is expressed in decibels.

Signal-to-Noise Ratio (SNR)

SNR is he ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding harmonics and dc. The value for SNR is expressed in decibels.

Signal-to-(Noise + Distortion) Ratio (S/[N+D])

S/(N+D) is heratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for S/(N+D) is expessed in decibels.

Aperture Deby

Aperture delay is a measure of the acquisition performance and is measured from the falling edge of the $\overline{\text{CNVST}}$ input to when the input signal is held for a conversion.

Transient Reponse

Transiert response is the time equired for the AD7666 b achieve its rated accuracy after a full-scale stepfunction is applied to its input.

Reference Voltage Temperature Coeffcient

Reference voltage temperature coefficient is derived from the maximum and minimum reference output voltage (V_{REF}) measured at T_{MIN} , T(25°C), and T_{MAX} . It is expressed in ppm/°C using the following equation:

$$TCV_{REF}(ppm' \ \ \mathbf{c}) \quad \frac{V_{REF}(Max) ... V_{REF}(Min)}{V_{REF}(25 \ \ \mathbf{c}) \ u(T_{MAX} \ ... T_{MIN})} \ \ u10^{6}$$

where:

$$\begin{split} & \mathsf{V}_{\mathsf{REF}}(\mathsf{Max}) = \mathsf{Maximum}\; \mathsf{V}_{\mathsf{REF}} \, at \mathsf{T}_{\mathsf{MIN}}, \, \mathsf{T}(25^\circ\mathsf{C}), \, \text{or}\; \mathsf{T}_{\mathsf{MAX}} \\ & \mathsf{V}_{\mathsf{REF}}(\mathsf{Min}) = \mathsf{Minimum}\; \mathsf{V}_{\mathsf{REF}} \, at \mathsf{T}_{\mathsf{MIN}}, \, \mathsf{T}(25^\circ\mathsf{C}), \, \text{or}\; \mathsf{T}_{\mathsf{MAX}} \\ & \mathsf{V}_{\mathsf{REF}}(25^\circ\mathsf{C}) = \mathsf{V}_{\mathsf{REF}} \, at + 25^\circ\mathsf{C} \\ & \mathsf{T}_{\mathsf{MAX}} = +85^\circ\mathsf{C} \\ & \mathsf{T}_{\mathsf{MIN}} = \ldots 40^\circ\mathsf{C} \end{split}$$

Thermal Hysteresis

Thermal hysteresis is defied as the absolute maximum change of reference output voltage after the device is goled through temperature from either

$$\label{eq:T_HYS} \begin{split} T_HYS+&=+25^\circC\ \mbox{Φ}\ T_{MAX}\ to\ +25^\circC\\ T_HYS..&=+25^\circC\ \mbox{Φ}\ T_{MIN}\ to\ +25^\circC \end{split}$$


It is expressed in ppm using the following equation:


$$V_{HYS}(ppm) \quad \frac{V_{REF}(25\,\text{C}) \quad V_{REF}(T_HYS)}{V_{REF}(25\,\text{C})} \quad u10^6$$

where:

V_{REF}(25℃) = V_{REF} at 25°C

 $V_{\text{REF}}(T_HYS) = Maximum change of V_{\text{REF}}at T_HYS+ or __HYS ...$








Figure 9. Typical Negative INLDistribution (99Unts)

03034-0-009

03034-0-010





Figure 10. Typical Negative DNL Distribution (99 Unts)



Day 0 Daga 12 f 2




Figure 17. SNRS (N+D), and ENOBvs. Temperature




Figure 18. THD and Harmonics vs. Temperature




Figure 19. Operating Current & Sample Rate




Figure 20. Zero Fror, Full-Scale Error without Reference vs. Temperature




Figure 21.Typical Reference Voltage Output vs. Temperature (2 Units)




Figure 22. Reference Voltage Temperature Coefficient Distribution (93 Units)

03034-0-019




Figure 23. Typical Delay vs. Load Capacitance, G.




Figure 24. ADC Simpled Schematic

TheAD7666 is very fast, low power, single supply, precise 16-bit analog-to-digital converter (ADC). TheAD7666 is capable of converting 100,000 amples per second (500 kBS) and allows power savings between conversions.

TheAD7666 provides the user with an on-chip trads/hold, succesive approximation ADC that does not exhibit any pipeline or latency, making t ideal for multiple multiplexed channel applications.

The AD7666 can be operated from a single 5V supply and can be interfaced to either 5V or 3V digital logic. It is housed in either a 48-led LQFP or a 48-led LFC **9** that saves space and allows flexible configurations as either a serial or parallel interface The AD7666 is pin-to-pin compatible with PUSARADCs and is an pegrade of the AD7661 and AD7664

CONVERTER OPERATION

The AD7666 is a succesive approximation ADC based on a charge redistribution DAC. Figure 24 shows a implified schematic of the ADC. The capacitive DAC consists of an array of 16 binary weighted capacitors and **a** additional LSB capacitor. The comparators negative input is connected to a dummy capacitor of the same value as the capacitive DAC array.

During the acquisition phase, the common terminal of the array tied to the comparator's positive input is connected to AGND via SWA. All independent switches are connected to the analog input IN. Thus, the capacitor array is used as asampling capacitor and acquires the analog signal on IN. Smilarly, the dummy capacitor acquires he analog signal on INGND.

When CNVST goes LOW, a conversion phase is initiated. When the conversion phase begins, SWA and SWB are opened. The capacitor array and dummy capacitor are then disconnected from the inputs and connected to REFGNDTherefore, the differential voltage between IN and INGND captured at the end of the acquisition phase isapplied to the comparator inputs, causing the comparator to become unbalanced. By switching each element of the capacitor array between REFGND and REF, the comparator input varies by binary weighted voltage steps ($V_{REF}/2$, $V_{REF}/4$, $fV_{REF}/65536$).The control logic toggles these switches, starting with the MSB, to bring the comparator back into a balanced condition.

After this process is completed, the control logic generates the ADC output code and brings the BUSY output LOW.

Transfer Functions

Using the OB/2C digital input, the AD7666 offers two output codings: straight binary and twos complement. The LS size is VREF/65536, which is about 38.15 µV. The AD7666s ideal transfer characteristic is shown in Figure 25 and Table 7.





Figure 25 ADCIdeal Transfer Function

Table 7. Output Obdesard Idea Input Voltages								
		Digital Output Code (Hex)						
Description	Analog Input	Straight Binary	Twos Complement					
FSR1 LSB	2.499962 V	FFFF	7FFF					
FSR 2 LSB	2.499923 V	FFFE	7FFE					
Midscale + 1 LSB	1.250038 V	8001	0001					
Midscale	1.25 V	8000	0000					
Midscale 1 LSE	3 1.249962 V	7FFF	FFFF					
FSR + 1 LSB	38 µV	0001	8001					
FSR	0 V	0000 ^e	8000 ^e					

Table 7. Output Codesand Idea Input Voltages

 $^1\text{This}$ is also the code for overrange analog input (V_IN \ldots)M_GND above VREF ... ANEFGND).

²This is also the code for underrange analog input (W below V_{NGND}).



4A 10 #CERAMIC CAPACITOR (X5R, 1206 SIZE) IS RECOMMENDED (e.g., PANASONIC ECJ3YB0J106M). SEE VOLTAGE REFERENCE INPUT SECTION.

Figure 26. Typical Connection Diagram

TYPICAL CONNECTION AGRAM

Figure 26 shows a typical connection diagram for the AD7666.

Analog Input

Figure 27 shows an equivalent circuit of the input structure of the AD7666.

The two diodes,D1 and D2, provide ESD protection for the analog inputs IN and INGND. Care must be taken to ensure that the analog input signal never exceeds the supply rails by more than 0.3V. This will cause these diodesto become forward-biased and start conducting current. These diodescan handle a forward-biased current of 100 mA maximum. For instance, these conditions could eventually occur when the input buffers (U1) supplies are different from AVDD. In such a case, an input buffer with a short-circuit current limitation can be used to protect the part.




Figure 27. Equivalent Analog Input Orcuit

This analog input structure alows the sampling of the differential signal between IN and INGND. Unlike other converters, INGND is sampled at the same time as IN. By using this differential input, small signals common to both inputs are rejected, as shown in Figure 28, which represents the typical CMRR over frequency with on-chip and external references. For instance, by using INGND to sense a emote signal ground, ground potential differences between the sensor and the local ADC ground are teiminated.




Figure 28. Analog Input OMRR vs. Frequency

During the acquisition phase, the impedance of the analog input IN can be modeled as a prallel combination of capacitor C1 and the network formed by the series connection of R1 and C2.C1 is pimarily the pin capacitance. R1 istypicaly 168 and is a lumped component made up of some serial resistors and the on resistance of the switches.C2 istypically 60 pF ad is mainly the ADC sampling capacitor. During the conversion phase, where the switches are opened, the input impedance is limited to C1.R1 and C2 make a 1-pole low-pass filter that reduces undesitate aliasing effect and limits the noise.

When the source impedance of the driving circuit is low, the AD7666 carbedriven directly. Large source impedances will significantly affect the ac performance, especially total harmonic distortion (THD). The maximum source impedance depends on the amount of THD that can be tolerated. The THD degrades as function of the source impedance and the maximum input frequency, as sown in Figure 29.




Figure 29. THD vs. Analog Input Frequency and Source Resistance

Driver Amplifier Choice

Although the AD7666 is easy to iddre, the driver amplifier needs to meet the following requirements:

x The driver amplifier and theAD7666 analog input circuit must be able to settle for a full-scale sep of the capacitor array at a 16-bit level (0.0015%) In the amplifiers data sheet, settling at 0.1% of 0.01% is nore commonly specified. This could differ significantly from the settling time at a 16-bit level and should be verified prior to driver selection. The tiny op amp AD8021, which combines ultra low noise and ligh gain-bandwidth, meets this settling time requirement even when used with gains up to 13.

3034-0-028

x The noise generated by the driver amplifier needs to be kept as low as possible in order to preserve the SNR and transition noise performance of the AD7666. The noise coming from the driver is filtered by the AD7666 analog input circuit, 1-pole, low-pass filter made by R1 and C2 or by the external filter, if one is used. The SNR degradation due to the amplifier is

SNR_{LOSS} 20log
$$\sqrt[3]{784} \frac{S}{2} f_{3dB} (Ne_N)^2$$

where:

- f...3dB is the input bandwidth of the AD7666 (13 MHz) or the cutoff frequency of the input filter (3.9 MHz), if one is used.
- N is the noise factor of the amplifier (+1 in buffer configuration).
- $e_{\!N}$ is the equivalent input noise voltage of the op amp, in nV/ Hz.

For instance, a driver with an equivalent input noise of 2 nV/ Hz, like the AD8021 with a noise gain of +1 when configured as a buffer, degrades the SNR by only 0.13 dB when using the filter shown in Figure 26, and by 0.43 dB without the filter shown in Figure 26.

x The driver needs to have a THD performance suitable to that of the AD7666. Figure 15 gives the THD versus frequency that the driver should exceed.

TheAD8021meets these requirements and is appropriate for almost all applications. The D8021needs a 10 pF external compensation capacitor that should have good linearity as an NPO ceramic or mica type. Moreover, the use of a noninverting +1 gain arrangement is recommended and helps to obtain the best signal-to-noise ratio.

TheAD8022could also be used if a dual version is needed and gain of 1 is present. TIAD829 is an alternative in applications where high frequency (above 100 kHz) performance is not required. In gain of 1 applications, it requires an 82 pF compensation capacitor. TIAD8610 is an option when low bias current is needed in low frequency applications.

Voltage Reference Input

The AD7666 allows the choice of either a very low temperature drift internal voltage reference or an external 2.5 V reference.

Unlike many ADCs with internal references, the internal reference of the AD7666 provides excellent performance and can be used in almost all applications.

To use the internal reference along with the internal buffer, PDREF and PDBUF should both be LOW. This will produce 1.2 V on REFBUFIN which, amplified by the buffer, will result in a 2.5 V reference on the REF pin.

The output impedance of REFBUFIN is 1(nkinimum) when the internal reference is enabled. It is necessatigetouple REFBUFIN with a ceramic capacitor greater than 10 nF. Thus the capacitor provides an RC filter for noise reduction.

To use an external reference along with the internal buffer, PDREF should be HIGH and PDBUF should be LOW. This powers down the internal reference and allows the 2.5 V reference to be applied to REFBUFIN.

To use an external reference directly on REF pin, PDREF and PDBUF should both be HIGH.

PDREF and PDBUF power down the internal reference and the internal reference buffer, respectively. Note that the PDREF and PDBUF input current should never exceed 20 mA. This could eventually occur when input voltage is above AVDD (for instance at power up). In this case, a 100 series resistor is recommended.

The internal reference is temperature compensated to $2.5 \text{ V} \pm 7 \text{ mV}$. The reference is trimmed to provide a typical drift of 3 ppm/°C . This typical drift characteristic is shown in Figure 22. For improved drift performance, an external reference, such as the 780, can be used.

The AD7666 voltage reference input REF has a dynamic input impedance; it should therefore be driven by a low impedance source with efficient decoupling between the REF and REFGND inputs. This decoupling depends on the choice of the voltage reference, but usually consists of a low ESR tantalum capacitor connected to REF and REFGND, with minimum parasitic inductance. A 10 μ F (X5R, 1206 size) ceramic chip capacitor (or 47 μ F tantalum capacitor) is appropriate when using either the internal reference or one of these recommended reference voltages:

- x The low noise, low temperature dr#DR421andAD780
- x The low poweADR291
- x The low costAD1582

For applications that use multiple AD7666s it is more effective to use the internal buffer to buffer the reference voltage.

Care should be taken with the votage references temperature coefficient, which directly affects the full-scaleaccuracy if this parameter matters. For instance, a $\pm 15 \text{ pm}/^{\circ}\text{C}$ temperature coefficient of the reference charges full scale by $\pm 1 \text{ LSB}/^{\circ}\text{C}$.

Note that V_{REF} can be increased to AVDD ... 1.8%. Since the input range is defined in terms of V_{REF} this would essimilarly increase the range to 0V to 3V with anAVDD above 4.85/. The AD780 can be selected with a 3V reference voltage.

The TEMPpin, which measures the temperature of the AD7666, can be used as solwn in Figure 30. The output of TEMP pin is applied to one of the inputs of the analog swtich (e.g., ADG779, and the ADC itself is used to measure its own temperature. This configuration is very useful for improving the calibration accuracy over the temperature range.





Figure 30. Temperature Sensor Connection Diagram

Power Supply

The AD7666 uses there power supply pins: an analog 5/ supply AVDD, adigital 5V core supply DVDD, and a digital input/ output interface spply OVDD. OVDD allows direct interface with any logic between 2.7/ and D/DD + 0.3V. To reduce the supplies needed the digital core (DVDD) can be supplied through a simple RC filter from the analog supply, as shown in Figure 26.The AD7666 is independent of power supply sequencing once OVDD doesnot exceed DVDD by more than 0.3V, and is thus free of supply voltage induced latch-up. Additionally, it is very insensitive to power supply variations over a wide frequency range, asshown in Figure 31, which represents PSIR over frequency with on-chip and external references.



POWER DISISPATION VERSUS THROUGHPUT

Operating currents are very low during the acquistion phase, allowing significant power savings when the conversion rate is reduced (see Figure 32). The AD7666 atomatically reduces tis power consumption at the end of each conversion phase. This makes the part ideal for very low power battery applications. The digital interface and the reference remain active even during the acquisition phase. To reduce operating digital supply currents even further, digital inputs need to be driven dose o the power supply rails (i.e., DVDD or DGND), and OVDD should not exceedDVDD by more than 0.3V.




Figure 32. Power Dissipation vs Sampling Rae

3034-0-032

CONVERSION CONTROL


Figure 33 shows the detailed timing diagrams of the conversion process. The AD7666 is cotrolled by the CNVST signal, which initiates conversion. Once initiated, it cannot be restarted or aborted, even by the power-down input PD, until the conversion is complete. CNVST operates independently of CS and RD.

Conversions can be automatically initiated with the AD7666.If CNVST is held LOW when BUSY is LOW, the AD7666 controls the acquisition phase and atomatically initiates a new conversion. By keeping CNVST LOW, the AD7666keeps the conversion process running by itself. It should be noted that the analog input must be settled when BUSY goesLOW. Also, at power-up, CNVST should bebrought LOW once b initiate the conversion process. In this mode, the AD7666 can run slightly faster than the garanteed 500 kSS.


Although CNVST is a digtal signal, it should be desiged with special care with fast, dean edges and levels with minimum overshoot and undershoot or ringing.

The CNVST trace bould be shielded with ground and a low value serial resistor (i.e., 50) termination should be added close to the output of the component that drives this line.

For applications where SNR is citical, the CNVST signal should have very low jitter. This may be achieved by using a dedicted oscillator for CNVST generation, or to dock CNVST with a high frequency, low jitter dock, as shown in Figure 26.












Figure 35. Master Parallel Data Timing for Reading (Continuous Read)

DIGITAL INTERFACE

The AD7666 has aersatile digital interface; it can be interfaced with the host system by using ether a setal or a parallel interface. The setial interface is multiplexed on the parallel data bus. The AD7666 digital interface als accommodates both 3V and 5V logic by simply connecting the O/DD supply pin of the AD7666 to the host system interface digital supply. Finally, by using the OP/2C input pin, both twos complement or straight binary coding can be used.

The two signals, CS and RD, control the interface. CS and RD have a similar effect because they are CRd together internally. When at least one of these signals is HGH, the interface outputs are in high impedance. Usually CS allows the selection of each AD7666 in multicircuit applications and is hell low in a single AD7666 design. RD is generally used to enable the conversion result on the data bus.

PARALLEL INTERACE

The AD7666 is configured b use the parallel interface when SER/PAR is held LOW. The data can be ead either after each conversion, which is during the next acquisition phase, or during the following conversion, as shown in Figure 36 ad Figure 37, respectively. When the data is readduring the conversion, however, it is recommended that it is read only during the first half of the conversion phase. This avoids any potential feedthrough betweenvoltage transients on the digital interfaceand the most citical analog conversion circuitry.

The BYTESWAP pin allows a glidess interfaceto an 8-bit bus. As shown in Figure 38,the LSB byte is output on D[7:0] and the MSB is output on D[15:8] when BYTESWAP isLOW. When BYTESWAP isHIGH, the LSB and MSB bytes are swapped and the LSB is output on D[15:8] and the MSB is output on D[7:0]. By connecting BYTESWAP to an address line, the 16-bit data can be read in two bytes on either D[15:8] or D[7:0].

SERIAL INTERFACE

The AD7666 is configured to use the serial interface when SER/PAR is held HIGH. The AD7666 outputs 16 lits of data, MSB first, on the SDOUT pin. This data is synchronized with the 16 clock pulses provided on the SCLK pin. The output data is valid on both the rising and falling edges of the data clock.







Figure 36. Save Parallel Data Timing for Reading (Read after Convert)







MASTER SERIAL INTERFACE Internal Clock

The AD7666 is configured to generate and provide the serial data dock SCLK when the EXT/INT pin is held LOW. The AD7666 als generates aSYNC signal to indicate to the host when the serial data is valid. The serial clock SCLK and the SYNC signal canbe inverted if desired. Depending on the RDC/SDIN input, the data canbe read after each conversion or during the following conversion. Figure 39 ad Figure 40 how detailed timing diagrams of these two modes.

Usually, because the AD7666 isused with a fast throughput, the Master Read Dring Conversion mode is he most recommended serial mode. In this mode, the serial clock and data toggle a appropriate instants, minimizing potential feed hrough between digital activity and citical conversion decisions.

In ReadAfter Conversion mode, it should benoted that unlike in other modes, the BUSY signal returns LOW after the 16data bits are pulsed out and not at the end to the conversion phase, which results in a longer BUSY width.




Figure 39. Master Serial Data Timing for Reading (Read after Convert)




Figure 40. Master Serial Data Timing for Reading (Read Previous Convertion during Convert)

SLAVE SERIAL INTERFACE External Oock

The AD7666 is configured b accept an externally supplied serial data dock on the SCLK pin when the EXT/INT pin is held HIGH. In this mode, several methods carbe used to read the data. The external serial clock is gated by \overline{CS} When \overline{CS} and \overline{RD} are both LOW, the data can be read after each conversion or during the following conversion. The external clock can be either a continuous or a discontinuous dock. A discontinuous clock can be either normally HIGH or normally LOW when inactive. Figure 41 and Figure 42 show the detailed timing diagrams of these methods. Usually, because the AD7666 has a longer acquisition phase than conversion phase, the data are read immediately after conversion.

While the AD7666 is performing abit decision, it is important that voltage transients be avoided on digital input/output pins or degradation of the conversion result could occur. This is particularly important during the second half of the conversion phase because the AD7666 provides error correction circuitry that can correct for an improper bit decision made during the first half of the conversion phase. For this reason, it is recommended that when an external clock is being provided, it is a discontinuous clock that is toggling only when BUSY is LOW, or, more importantly, that it does not transition during the latter half of BUSY HIGH.




Figure 41Save Serial Data Timing for Reading (Read after Convert)




Figure 42. Save Serial Data Timing for Reading (Read Previous Conversion during Convert)

External Discontinuous Clock Data ReadAfter Conversion

Though the maximum throughput cannot be abieved using this mode, it is the most recommended of the serial slave modes. Figure 41 sbws the detailed timing diagrams of this method. After a conversion is complete, indicated by BUSY returning LOW, the conversions result can be read while both CS and RD are LOW. Data is shifted out MSB first with 16 dock pulses and is valid on the rising and falling edges of the clock.

Among the advantages of this method is the fact that conversion performance is not degraded because there are no voltage transients on the digital interfaceduring the conversion processAnother advantage is he ability to read the data at any speed up to 40MHz, which accommodates both the slow digital host interfaceand the fastest serial reading.

Finally, in this mode only, the AD7666 provides a disy-chain feature using the RDC/SDIN pin for cascading multiple converters bgether. This feature is useful for reducing component count and wiring connections when desized, as, for instance, in isolated multiconverter applications.

An example of the conctention of two devices is shown in Figure 43.Smultaneous sampling is possible by using a common CNVST signal. It should be noted that the RDC/SDIN input is latched on the opposite edge of SCLK of the ore used to shift out the data on SDOUT. Therefore, the MSB of the •upstreamŽconverter just follows the LSB of the•downstreamŽ converter on the next SQLK cycle




Figure 43. Two AD7666s in a Daisy-Chain Confguration

External Clock Data Read During Conversion

Figure 42 shows the detailed timing diagrams of this method. During a conversion, while both CS and RD are LOW, the result of the previous conversion can be read. The data is shifed out MSB first with 16 clock pulses, and is valid on both the rising and falling edges of the dock. The 16bits must be read before the current conversion is complete; otherwise, RDERROR is pulsed HIGH and can be used to interrupt the host interface to prevent incomplete data reading. There is no daisy-chain feature in this mode and the RDC/SDIN input should always be tied either HIGH or LOW.

To reduce performance degradation due to digital activity, a fast discontinuous dock of at least 18 MHz is recommended to ensure that all the bits are readduring the first half of the conversion phase. It is also possible to begin to read data after conversion and continue to read the labbits after a new conversion hasbeen initiated. This allows the use of a slower clock speed like 14 MHz.

MICROPROCESSOR INTERFACING

The AD7666 is idealy suited for traditional dc measurement applications supporting a microprocessor, and for ac signal processing applications interfacing to a digital signal processor. The AD7666 is designed to interface other with a parallel 8-bit or 16-bit wide interface or with a general-purpose seal port or I/O ports on a microcontroller. A variety of external buffers can be used with the AD7666to prevent digital noise from coupling into the ADC. The following section discusses the use of an AD7666 with an ADSP-219x SPI equipped DSP.

SPI Interface (DSP-219x)

Figure 44 bows an interface diagam between the AD7666 and the SPI equipped ADSP-219x. To accommodate the sower speed of the DSP, the AD7666 ats as a skee device anddata must be read after conversion. This mode also abows the daisychain feature. The convert command can be initiated in response to an internal timer interrupt. The reading process can be initiated in response to the end-of-conversion signal (EUSY going LOW) using an interrupt line of the D\$P. The serial interface (\$PI) on the AD\$P-219x is configured for master mode,, (MSTR) = 1,Clock Polarity bit (CPOL) = 0,Clock Phase bit (CPHA) = 1,and \$PI Interrupt Enable (TIMOD) = 00,b y writing to the SIP control register (\$PICLTx). To meet al timing requirements, the SIP clock should be limited to 17 Mbps, which allows it to read an ADC result in less than 1 μ s/When a higher sampling rate is desired, use of one of the parallel interfacemodesis recommended.




Figure 44. Interfacing the AD7666 to an SPInterface

APPEATION HINTS BIPOLAR AND WIDER INPUT RANGES

In some applications, it is desirable to use abipolar or wider analog input range such as ± 10 /, ± 5 V, or 0V to 5V. Although the AD7666 hasonly one unpolar range, simple modifications of input driver circuitry allow bipolar and wider input rangesto be used without any performance degradation. Figure 45 shows a connection diagram that allows this. Component values required and resulting full-scale ranges are shown in Table 8.

When desired, accurate gain and offset ca be calibrated by acquiring a gound and voltage reference using an analog multiplexer (U2), as shown in Figure 45.




Figure 45.Using the AD7666 in 16Bit Bipdar and/or Wider Input Ranges

Input Range	R1()	R2 (k)	R3 (k)	R4 (k)				
±10 V	500	4	2.5	2				
±5 V	500	2	2.5	1.67				
0 V toช	500	1	None	0				

Table 8. Component Values and Input Ranges

LAYOUT

The AD7666 has ery good immunity to noise on the power supplies. However, care should still be taken with regard to grounding layout.

The printed circuit board that houses heAD7666 should be designed so the analog and digital sections are separated and confined to certain areas of the board. This facilitates the use of ground planes hat can be separated easily. Digital and analog ground planes should be joined in only one placepreferably underneath theAD7666, or as tose as possible to theAD7666. If theAD7666 is in asystem where multiple devices equire analog to-digital ground connections, the connection should still be made at one point only, a star ground point that should be established as clos as possible to theAD7666.

Running digital lines under the device should be avoided since these will couple noise onto the die. The analog gound plane should be allowed to run under the AD7666 b avoid noise coupling. Fast switching signals like CNVST or docks should be shielded with digital ground to avoid radiating noise to other sections of the board, and should never run near analog signal paths. Crossover of digital and analog signals should be avoided. Traces b different but close layers of the board should run at right angles b each other. This will reduce the effect of crosstalk through the board.

The power supply lines to the AD7666 should use as lage a trace as questible to provide low impedance paths and reduce the effect of glitches on the power supply lines. Good decoupling is also important to lower the supplys impedance presented to the AD7666 and to reduce the magnitude of the supply spikes. Decoupling ceramic capacitors, typically 100 nFshould be placed on each power supply pin, AVDD, DVDD, and OVDD, clos e to, and ideally right up against these pins and their corresponding ground pins. Additionally, low ESR 10 μ F capacitors should be located near the ADC to further reduce low frequency ripple.


The DVDD supply of the AD7666 can be a separate supply, or can come from the analog supply AVDD or the dgital interface supply OVDD. When the system digital supply is roisy or when fast switching digital signals are present, if no separate supply is available, the user should connect DVDD to AVDD through an RC filter (see Figure 26) and the system supply to OVDD and the remaining digital circuitry. When DVDD is powered from the systemsupply, it is useful to insert abead to further reduce high frequency spikes.

The AD7666 hasive different ground pins INGND, REFGND, AGND, DGND, and OGND. INGND is used to sense the analog input signal. REFGND senses he reference voltage and because it carries pulsed currents, should be allow impedence return to the reference. AGND is the ground to which most internal ADC analog signals are referenced, it must be connected with the least resistance to the analog ground plane. DGND must be tied to the analog or digital ground plane depending on the configuration. OGND is connected to the dgital system ground.

EVALUATING THE AD7666•S PERFORMANCE

A recommended layout for the AD7666 is otlined in the EVAL-AD7666evaluation board for the AD7666. The evaluation board package includes a tilly assembled and testel evaluation board, documentation, and software for controlling the board from aPC via the EVAL-CONTROL BRD2.

OUTLINE DIMENSIONS $\frac{0.75}{0.60}$ 9.00 BSC SQ . 1.60 MAX 0.45 AAAAAAAAAAAAAAAAA SEATING PLANE PIN · 7.00 BSC SQ $\frac{1.45}{1.40}$ TOP VIEW 0.20 (PINS DOWN 0.09 1.35 VIEW A 3.5° 0° 0.15 88424 0.05 SFATING 0.10 MAX COPLANARITY 0.27 LANE 0.50 0.22 BSC VIEW A ROTATED 90° CCW 0.17 COMPLIANT TO JEDEC STANDARDS MS-026BBC Figure 46. 48-Lead Quad Flatpack (LQFP) [ST-48] Dimensions shown in millimeters 0.30 - 0.23 - 0.18 7.00 BSC SQ 0.60 MAX 0.60 MAX PIN 1 INDICATOR 48 36 6.75 BSC SQ BOTTOM VIEW 5.25 5.10 4.95 TOP VIEW



COMPLIANT TO JEDEC STANDARDS MO-220-VKKD-2

Figure 47. 48-Lead Frame Chip Scale Package (LFCSP) [CP-48] Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
AD7666AST	40°C to +85°C	Quad Flatpack (LQFP)	ST-48
AD7666ASTRL	40°C to +85°C	Quad Flatpack (LQFP)	ST-48
AD7666ACP	40°C to +85°C	Lead Frame Chip Scale (LFCSP) CP-48
AD7666ACPRL	40°C to +85°C	Lead Frame Chip Scale (LFCS	P) CP-48
EVAL-AD7666CB		Evaluation Board	
EVAL-CONTROL BRD2		Controller Board	

¹This board can be used as a standalone evaluation board or in conjunction with the EVAL-CONTROL BRD2 for evaluation/demonstrations. ²This board allows a PC to control and communicate with all Analog Devices evaluation boards ending in the CB designators.



www.analog.com