19-2111; Rev 0; 8/01

32 x 16 Nonblocking Video Crosspoint Switch with On-Screen Display Insertion and I/O Buffers

General Description

The MAX4358 is a 32 x 16 highly integrated video crosspoint switch matrix with input and output buffers and On-Screen Display (OSD) Insertion. This device operates from dual ±3V to ±5V supplies or from a single +5V supply. Digital logic is supplied from an independent single +2.7V to +5.5V supply. Individual outputs can be switched between an input video signal source and OSD information through an internal, dedicated fast 2:1 mux (40ns switching times) located before the output buffer. All inputs and outputs are buffered, with all outputs able to drive standard 75Ω reverse-terminated video loads.

The switch matrix configuration and output buffer gain are programmed through an SPI/QSPI™-compatible, three-wire serial interface and initialized with a single update signal. The unique serial interface operates in two modes facilitating both fast updates and initialization. On power-up, all outputs are initialized in the disabled state to avoid output conflicts in large-array configurations.

Superior flexibility, high integration, and space-saving packaging make this nonblocking switch matrix ideal for routing video signals in security and video-ondemand systems.


The MAX4358 is available in a 144-pin TQFP package and specified over an extended -40°C to +85°C temperature range. The MAX4358 evaluation kit is available to speed designs.

Applications

Security Systems Video Routing Video-On-Demand Systems

MIXIN

Typical Operating Circuit




- **♦ 32 × 16 Nonblocking Matrix with Buffered Inputs** and Outputs
- Operates from a ±3V, ±5V, or +5V Supply
- ◆ Fast Switching (40ns) 2:1 OSD Insertion Mux
- ♦ Each Output Individually Addressable
- ♦ Individually Programmable Output Buffer Gain $(A_V = +1V/V \text{ or } +2V/V)$
- ♦ High-Impedance Output Disable for Wired-OR Connections
- ♦ 0.1dB Gain Flatness to 12MHz
- Minimum -62dB Crosstalk, -110dB Isolation at 6MHz
- ♦ 0.05%/0.1° Differential Gain/Differential Phase **Error**
- ◆ Low 195mW Power Consumption (0.38mW per point)

Ordering Information

PART	TEMP RANGE	PIN PACKAGE
MAX4358ECE	-40°C to +85°C	144 TQFP

Pin Configuration appears at end of data sheet.

Functional Diagram



Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

Analog Supply Voltage (VCC - VEE)	+11V
Digital Supply Voltage (V _{DD} - DGND)	+6V
Analog Supplies to Analog Ground	
(VCC - AGND) and (AGND - VEE)	+6V
Analog Ground to Digital Ground	0.3V to +0.3V
IN, OSDFILL Voltage Range (VCC + 0.3V)	to (VEE - 0.3V)
OUT Short-Circuit Duration to AGND, VCC, or V	EEIndefinite
SCLK, CE, UPDATE, MODE, A_, DIN, DOUT,	
RESET, AOUT, OSDKEY(VDD + 0.3V) to	(DGND - 0.3V)

Current Into Any Analog Input Pin (IN_, C	DSDFILL_)±50mA
Current Into Any Analog Output Pin (OU	T_)±75mA
Continuous Power Dissipation ($T_A = +70$	0°C)
144-Pin TQFP (derate 28.6mW/°C abo	ove +70°C)2.23W
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS—DUAL SUPPLIES ±5V

 $(V_{CC} = +5V, V_{EE} = -5V, V_{DD} = +5V, AGND = DGND = 0, V_{IN} = 0, V_{OSDFILL} = 0, R_L = 150\Omega$ to AGND, and $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)

PARAMETER	SYMBOL	CON	CONDITIONS		TYP	MAX	UNITS	
Operating Supply Voltage Range	V _{CC} - V _{EE}	Guaranteed by Page 1	SRR test	4.5		10.5	V	
Logic Supply Voltage Range	V _{DD} to DGND			2.7		5.5	V	
		(V _{EE} + 2.5V) < V _{II} A _V = +1V/V, R _L =		0.97	0.995	1		
Gain (Note 1)		(VEE + 2.5V) < V _{II} A _V = +1V/V, R _L =		0.99	0.999	1		
	Ay	(V _{EE} + 3.75V) < V A _V = +2V/V, R _L =	/ _{IN_} < (V _{CC} - 3.75V), 150Ω	1.92	1.996	2.08	V/V	
		(V _{EE} + 3.75V) < V A _V = +2V/V, R _L =	/ _{IN_} < (V _{CC} - 3.75V) 10kΩ	1.94	2.008	2.06		
		(VEE + 1V) < V _{IN} _ A _V = +1V/V, R _L =		0.95	0.994	1		
Gain Matching		$R_L = 10k\Omega$			0.5	1.5	%	
(Channel to Channel)		$R_L = 150\Omega$			0.5	2	%	
Temperature Coefficient of Gain	TC _{AV}				10		ppm/°C	
		Δ . 41/Δ/	$R_L = 10k\Omega$	V _{EE} + 1		V _{CC} - 1.2		
Input Voltage Range		$A_V = +1V/V$	$R_L = 150\Omega$	V _{EE} + 2.5		V _{CC} - 2.5	,,	
	V _{IN} _	Α	$R_L = 10k\Omega$	V _{EE} + 3		V _{CC} - 3.1	· V	
		$A_V = +2V/V$	$R_L = 150\Omega$	V _{EE} + 3.75		V _{CC} - 3.75	1	

DC ELECTRICAL CHARACTERISTICS—DUAL SUPPLIES ±5V (continued)

 $(V_{CC}=+5V,\,V_{EE}=-5V,\,V_{DD}=+5V,\,AGND=DGND=0,\,V_{IN}=0,\,V_{OSDFILL}=0,\,R_L=150\Omega$ to AGND, and $T_A=T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A=+25^{\circ}C.)$

PARAMETER	SYMBOL	CON	CONDITIONS		TYP	MAX	UNITS
Output	Vout	$R_L = 10k\Omega$		V _{EE} + 1		V _{CC} - 1.2	V
Voltage Range	VOU1	$R_L = 150\Omega$		V _{EE} + 2.5		V _{CC} - 2.5	V
Input Bias Current	lΒ				4	11	μΑ
Input Resistance	R _{IN_}	$(V_{EE} + 1V) < V_{IN_{-}}$	$(V_{EE} + 1V) < V_{IN_{-}} < (V_{CC} - 1.2V)$				МΩ
Output Offset Voltage	V _{OFFSET}	$A_V = +1V/V$ $A_V = +2V/V$	$A_V = +1V/V$			±20 ±40	mV
Output Short-Circuit Current	Isc	Sinking or sourcin		±40		mA	
Enabled Output Impedance	Z _{OUT}	(V _{EE} + 1V) < V _{IN} _	< (V _{CC} - 1.2V)		0.2		Ω
Output Leakage Current, Disable Mode	lod	(V _{EE} + 1V) < V _{OU}	r_ < (V _{CC} - 1.2V)		0.004	1	μΑ
DC Power-Supply Rejection Ratio	PSRR	4.5V < (VCC - VEE)) < 10.5V	60	70		dB
		5	Outputs enabled, T _A = +25°C		110	160	
	Icc	R _L = ∞	Outputs enabled			185	
			Outputs disabled		60	80	
Quiescent Supply Current		D.	Outputs enabled, $T_A = +25^{\circ}C$		105	160	mA
	IEE	R _L = ∞	Outputs enabled			185	
			Outputs disabled		55	80	
	I _{DD}				4	8	

DC ELECTRICAL CHARACTERISTICS—DUAL SUPPLIES ±3V

 $(V_{CC} = +3V, V_{EE} = -3V, V_{DD} = +3V, AGND = DGND = 0, V_{IN} = 0, V_{OSDFILL} = 0, R_L = 150\Omega$ to AGND, and $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)

PARAMETER	SYMBOL	COI	NDITIONS	MIN	TYP	MAX	UNITS
Operating Supply Voltage Range	V _{CC} - V _{EE}	Guaranteed by P	SRR test	4.5		10.5	V
Logic Supply Voltage Range	V _{DD} to DGND		2.7		5.5	V	
			$(V_{EE} + 1V) < V_{IN} < (V_{CC} - 1.2V),$ $A_V = +1V/V, R_L = 150\Omega$		0.983	1	
Coin (Note 1)	A	(VEE + 1V) < V _{IN} A _V = +1V/V, R _L =		0.96	0.993	1	
Gain (Note 1)	Av	(VEE + 2V) < V _{IN} A _V = +2V/V, R _L =	< (V _{CC} - 2.1V), 150Ω	1.92	1.985	2.08	- V/V
		$(V_{EE} + 2V) < V_{IN} < (V_{CC} - 2.1V)$ $A_V = +2V/V, R_L = 10k\Omega$	V _{EE} + 2V) < V _{IN} _ < (V _{CC} - 2.1V)		2.00	2.06	
Gain Matching		$R_L = 10k\Omega$			0.5	1.5	%
(Channel to Channel)		$R_L = 150\Omega$			0.5	2	/0
Temperature Coefficient of Gain	TCAV				10		ppm/°C
		Av = +1V/V	$R_L = 10k\Omega$	V _{EE} + 1		V _{CC} - 1.2	
Input Voltage Range	V _{IN_}	AV = +1V/V	$R_L = 150\Omega$	V _{EE} + 1		V _{CC} - 1.2	V
input voltage hange	VIN_	A _V = +2V/V	$R_L = 10k\Omega$	V _{EE} + 2		V _{CC} - 2.1] v
		AV - +2V/V	$R_L = 150\Omega$	V _{EE} + 2		V _{CC} - 2.1	
Output Valtage Dange	\/ . . .	$R_L = 10k\Omega$		V _{EE} + 1		V _{CC} - 1.2	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Output Voltage Range	Vout	$R_L = 150\Omega$		V _{EE} + 1		V _{CC} -	V
Input Bias Current	IB				4	11	μΑ
Input Resistance	RIN	(V _{EE} + 1V) < V _{IN} _	< (V _{CC} - 1.2V)		10		МΩ
Output Offset	Voffset	$A_V = +1V/V$			±5	±20	mV
Voltage	VOFFSET	$A_V = +2V/V$			±10	±40	1111

DC ELECTRICAL CHARACTERISTICS—DUAL SUPPLIES ±3V (continued)

 $(V_{CC} = +3V, V_{EE} = -3V, V_{DD} = +3V, AGND = DGND = 0, V_{IN} = 0, V_{OSDFILL} = 0, R_L = 150\Omega$ to AGND, and $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)

PARAMETER	SYMBOL	CONDITIONS MIN TYP MAX		MAX	UNITS		
Output Short-Circuit Current	Isc	Sinking or sourcing,	$R_L = 1\Omega$		±40		mA
Enabled Output Impedance	Z _{OUT}	(VEE + 1V) < V _{IN_} < (V _{CC} - 1.2V)			0.2		Ω
Output Leakage Current, Disable Mode	I _{OD}	(VEE + 1V) < V _{OUT} _ < (V _{CC} - 1.2V)			0.004	1	μΑ
DC Power-Supply Rejection Ratio	PSRR	4.5V < (V _{CC} - V _{EE}) <	60	75		dB	
	Icc	R _I = ∞	Outputs enabled		95		
Quiescent		Π(= ∞	Outputs disabled		50		<u> </u>
Supply	I _{EE}	Rı = ∞	Outputs enabled		90		mA
Current		nL = ∞	Outputs disabled		45		
	I _{DD}				3]

DC ELECTRICAL CHARACTERISTICS—SINGLE SUPPLY +5V

 $(V_{CC} = +5V, V_{EE} = 0, V_{DD} = +5V, AGND = DGND = 0, V_{IN} = V_{OSDFILL} = +1.75V, A_V = +1V/V, R_L = 150\Omega$ to AGND, and $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS
Operating Supply Voltage Range	Vcc	Guaranteed by PSRR test		4.5		5.5	V
Logic-Supply Voltage Range	V _{DD} to DGND			2.7		5.5	V
Coin (Note 1)	Δ.,	,	$V_{VEE} + 1V > V_{IN} < (V_{CC} - 2.5V),$ $A_{V} = +1V/V, R_{L} = 150\Omega$ $V_{VEE} + 1V > V_{IN} < (V_{CC} - 1.2V),$ $A_{V} = +1V/V, R_{L} = 10k\Omega$		0.995	1	V
Gain (Note 1)	Av				0.995	1	
Gain Matching (Channel to		$R_L = 10k\Omega$			0.5	3	%
Channel)		$R_L = 150\Omega$			0.5	3	%
Temperature Coefficient of Gain	TCAV				10		ppm/° C
_			$R_L = 10k\Omega$	V _{EE} +		V _{CC} - 1.2	
Input Voltage Range	VIN	$A_V = +1V/V$	$R_L = 150\Omega$	VEE +		V _{CC} - 2.5	V
Output Voltage	\/a=	$A_V = +1V/V,$ $R_L = 10k\Omega$		VEE +		V _{CC} - 1.2	N/
Range	Vout	$A_V = +1V/V,$ $R_L = 150\Omega$		V _{EE} +		V _{CC} - 2.5	V

DC ELECTRICAL CHARACTERISTICS—SINGLE SUPPLY +5V (continued)

 $(V_{CC} = +5V, V_{EE} = 0, V_{DD} = +5V, AGND = DGND = 0, V_{IN} = V_{OSDFILL} = +1.75V, A_{V} = +1V/V, R_{L} = 150\Omega \text{ to AGND, and } T_{A} = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } T_{A} = +25^{\circ}C.)$

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
Input Bias Current	lΒ				4	11	μΑ
Input Resistance	R _{IN}	V _{EE} + 1V	< V _{IN} _ < V _{CC} - 1.2V		10		MΩ
Output Offset Voltage	VOFFSET	A _V = +1V		±10	±40	mV	
Output Short-Circuit Current	Isc	Sinking o	r sourcing, $R_L = 1\Omega$		±35		mA
Enabled Output Impedance	Zout	(VEE + 1\	/) < V _{IN} _ < (V _{CC} - 1.2V)		0.2		Ω
Output Leakage Current, Disable Mode	I _{OD}	(V _{EE} + 1\	/) < V _{OUT_} < (V _{CC} - 1.2V)		0.004	1	μΑ
DC Power-Supply Rejection Ratio	PSRR	4.5V < V(CC - V _{EE} < 5.5V	50	65		dB
	L	П	Outputs enabled, T _A = +25°C		85		
	Icc	R _L = ∞	Outputs disabled		35		
Quiescent Supply Current	1	D.	Outputs enabled, T _A = +25°C		80		mA
Ourient	IEE	R _L = ∞	Outputs disabled		30		
	I _{DD}				4	•	

LOGIC-LEVEL CHARACTERISTICS

 $(V_{CC} - V_{EE}) = +4.5V$ to +10.5V, $V_{DD} = +2.7V$ to +5.5V, AGND = DGND = 0, $V_{IN_} = V_{OSDFILL_} = 0$, $R_L = 150\Omega$ to AGND, and $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 2)

PARAMETER	SYMBOL	C	ONDITIONS	MIN	TYP	MAX	UNITS
Input Voltage High Lovel	VIH	$V_{DD} = +5.0V$		3			V
Input Voltage High Level	VIH	$V_{DD} = +3V$		2			V
Input Voltage	\/	$V_{DD} = +5.0V$				0.8	V
Low Level	VIL	$V_{DD} = +3V$				0.6	V
Input Current	l	V _I > 2V	Excluding RESET	-1	0.01	1	
High Level	lιΗ	V > 2V	RESET	-30	-20		μΑ
Input Current	1	V: - 4V	Excluding RESET	-1	0.01	1	
Low Level	Ι _Ι Γ	V _I < 1V	RESET	-300	-235		μΑ
Output Voltage High	\/a	ISOURCE = 1mA,	$V_{DD} = +5V$	4.7	4.9		V
Level	VoH	I _{SOURCE} = 1mA,	$V_{DD} = +3V$	2.7	2.9		V
Output Voltage Low	Voi	I _{SINK} = 1mA, V _D	D = +5V		0.1	0.3	V
Level	V _{OL}	I _{SINK} = 1mA, V _D	D = +3V		0.1	0.3	V
Output Current High	lou	$V_{DD} = +5V, V_{O} =$	= +4.9V	1	4		m ^
Level	Іон	$V_{DD} = +3V, V_{OUT} = +2.7V$		1	8		mA
Output Current	la.	V _{DD} = +5V, V _O =	= +0.1V	1	4		
Low Level	I _{OL}	$V_{DD} = +3V, V_O =$	= +0.3V	1	8		mA

AC ELECTRICAL CHARACTERISTICS—DUAL SUPPLIES ±5V

 $(V_{CC} = +5V, V_{EE} = -5V, V_{DD} = +5V, AGND = DGND = 0, V_{IN} = V_{OSDFILL} = 0, R_L = 150\Omega$ to AGND, and $T_A = +25^{\circ}C$, unless otherwise noted.)

PARAMETER	SYMBOL	COND	ITIONS	MIN TYP	MAX	UNITS	
Small-Signal -3dB Bandwidth	BW _{SS}	V _{OUT} _ = 20mVp-p	$A_V = +1V/V$	95 70		MHz	
Balluwidili			$A_V = +2V/V$				
Medium-Signal -3dB	BW _{MS}	Vour_=	$A_V = +1V/V$	90		MHz	
Bandwidth	277100	200mVp-p	$A_V = +2V/V$	70		1711 12	
Large-Signal -3dB	BWLS	Vour = 2\/p.p	$A_V = +1V/V$	40		- MHz	
Bandwidth	DWL2	V _{OUT} _= 2Vp-p	$A_V = +2V/V$	50		IVII IZ	
Small-Signal 0.1dB	D\\\\a_1 \ \B_00	\/ 00ms\/ m m	$A_V = +1V/V$	15		MHz	
Bandwidth	BW _{0.1dB} -SS	V _{OUT} _= 20mVp-p	$A_V = +2V/V$	15		IVI□Z	
Medium-Signal	DWo + ID MO	V _{OUT} _=	$A_V = +1V/V$	15		MHz	
0.1dB Bandwidth	BW _{0.1dB} -MS	200mVp-p	$A_V = +2V/V$	15] IVIHZ	
Large-Signal 0.1dB	D\\/a + 15 + 0	\\o_1 = 2\\n_n	$A_V = +1V/V$	12		MHz	
Bandwidth	BW _{0.1dB} -LS	V _{OUT} _= 2Vp-p	$A_V = +2V/V$	12		IVI□Z	
Slew Rate	CD	$V_{OUT} = 2V$ step, $A_V = +1V/V$		150		V/h.a	
	SR	$V_{OUT} = 2V \text{ step},$ $A_V = +2V/V$		160		V/μs	

AC ELECTRICAL CHARACTERISTICS—DUAL SUPPLIES ±5V (continued)

 $(V_{CC} = +5V, V_{EE} = -5V, V_{DD} = +5V, AGND = DGND = 0, V_{IN} = V_{OSDFILL} = 0, R_L = 150\Omega$ to AGND, and $T_A = +25^{\circ}C$, unless otherwise noted.)

PARAMETER	SYMBOL	СО	NDITIONS	MIN	TYP	MAX	UNITS
Cattling Time	to a	V _{OUT} _= 0 to 2V	$A_V = +1V/V$		60		no.
Settling Time	ts 0.1%	step	$A_V = +2V/V$		60		ns
Switching Transient		$A_V = +1V/V$			50		mV
(Glitch) (Note 3)		$A_V = +2V/V$			50		IIIV
AC Power-Supply		f = 100kHz			70		٩D
Rejection Ratio		f = 1MHz			68		dB
Differential Gain		$R_L = 1k\Omega$			0.01		%
Error (Note 4)		$R_L = 150\Omega$			0.05		%
Differential Phase		$R_L = 1k\Omega$			0.03		dograda
Error (Note 4)		$R_L = 150\Omega$			0.1		degrees
Crosstalk, All Hostile		f = 6MHz			-62		dB
Off-Isolation, Input-to-Output		f = 6MHz			-110		dB
Input Noise Voltage Density	en	BW = 6MHz			73		μV _{RMS}
Input Capacitance	CIN				5		рF
Disabled Output Capacitance		Amplifier in disab	le mode		3		pF
Capacitive Load at 3dB Output Peaking					30		pF
Outrout Iron a days a	7	f CMIL-	Output enabled		3		0
Output Impedance	Zout	f = 6MHz	Output disabled		4k		Ω

AC ELECTRICAL CHARACTERISTICS—DUAL SUPPLIES ±3V

 $(V_{CC} = +3V, V_{EE} = -3V, V_{DD} = +3V, AGND = DGND = 0, V_{IN} = V_{OSDFILL} = 0, R_L = 150\Omega$ to AGND, $A_V = +1V/V$, and $T_A = +25^{\circ}C$, unless otherwise noted.)

PARAMETER	SYMBOL	CON	IDITIONS	MIN TYP	MAX	UNITS	
Small-Signal	BWss	Vour_ =	$A_V = +1V/V$	90		MHz	
-3dB Bandwidth	DVV55	20mVp-p	$A_V = +2V/V$	65		IVII IZ	
Medium-Signal	BW _{MS}	V _{OUT} _=	$A_V = +1V/V$	90		MHz	
-3dB Bandwidth	DVVMS	200mVp-p	$A_V = +2V/V$	65		IVIHZ	
Large-Signal -3dB	BWis	\/a. = 2\/p.p	$A_V = +1V/V$	30		MHz	
Bandwidth	DVVLS	$V_{OUT_{-}} = 2V_{p-p}$	$A_V = +2V/V$	35		IVI□Z	
Small-Signal	DWe + ID ee	$V_{OUT} = A_V = +1V/V$		15		MHz	
0.1dB Bandwidth	BW _{0.1dB} -SS	20mVp-p	$A_V = +2V/V$	15		IVIITZ	
Medium-Signal	D\\\\a_1 \ \B_1 \\\\	V _{OUT_} =	$A_V = +1V/V$	15		MHz	
0.1dB Bandwidth	BW _{0.1dB-MS}	200mVp-p	$A_V = +2V/V$	15		IVI⊓∠	
Large-Signal 0.1dB	DWG + ID + O	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	$A_V = +1V/V$	12	•	MHz	
Bandwidth	BW _{0.1dB-LS}	$V_{OUT_{-}} = 2V_{p-p}$	$A_V = +2V/V$	12	•	IVI□∠	

AC ELECTRICAL CHARACTERISTICS—DUAL SUPPLIES ±3V (continued)

 $(V_{CC} = +3V, V_{EE} = -3V, V_{DD} = +3V, AGND = DGND = 0, V_{IN} = V_{OSDFILL} = 0, R_L = 150\Omega$ to AGND, $A_V = +1V/V$, and $T_A = +25^{\circ}C$, unless otherwise noted.)

PARAMETER	SYMBOL		CON	DITIONS	MIN	TYP	MAX	UNITS	
Slew Rate	SR	$V_{OUT_{-}} = 2V$ $A_{V} = +1V/V$				120		- V/μs	
Siew Hate	SH	V _{OUT_} = 2V A _V = +2V/V				120		ν/μς	
Settling Time	to 0.40/	$V_0 = 0 \text{ to } 2$	\/ ctop	$A_V = +1V/V$		60		ns	
Settling Time	ts 0.1%	V() = 0 t0 2	v step	$A_V = +2V/V$		60		115	
Switching Transient				$A_V = +1V/V$		15		mV	
(Glitch) (Note 3)				$A_V = +2V/V$		20		IIIV	
AC Power-Supply		f = 100kHz				60		dB	
Rejection Ratio		f = 1MHz 40		40		uB			
Differential Gain Error		$R_{L} = 1k\Omega$ $R_{L} = 150\Omega$			0.03		. %		
(Note 4)					0.2		76		
Differential Phase		$R_L = 1k\Omega$				0.08		doorooo	
Error (Note 4)		$R_L = 150\Omega$				0.2		degrees	
Crosstalk, All Hostile		f = 6MHz				-63		dB	
Off-Isolation, Input to Output		f = 6MHz				-112		dB	
Input Noise Voltage Density	en	BW = 6MH	Z			73		μV _{RMS}	
Input Capacitance	C _{IN} _					5		pF	
Disabled Output Capacitance		Amplifier in	disable	mode		3		рF	
Capacitive Load at 3dB Output Peaking						30		pF	
O. d d. l	7.	f =	f = Output enabled			3			
Output Impedance	Zout	6MHz	6MHz Output disabled			4k		Ω	

AC ELECTRICAL CHARACTERISTICS—SINGLE SUPPLY +5V

 $(V_{CC} = +5V, V_{EE} = 0, V_{DD} = +5V, AGND = DGND = 0, V_{IN} = V_{OSDFILL} = 1.75V, R_L = 150\Omega$ to AGND, $A_V = +1V/V$, and $T_A = +25^{\circ}C$, unless otherwise noted.)

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
Small-Signal -3dB Bandwidth	BW _{SS}	V _{OUT} _ = 20m	V _{OUT} _ = 20mVp-p				MHz
Medium-Signal -3dB Bandwidth	BW _{MS}	V _{OUT} = 200m	Vp-p		90		MHz
Large-Signal -3dB Bandwidth	BW _{LS}	V _{OUT} = 1.5V	р-р		38		MHz
Small-Signal 0.1dB Bandwidth	BW _{0.1dB} -SS	V _{OUT} = 20mV	/p-p		12		MHz
Medium-Signal 0.1dB Bandwidth	BW _{0.1dB-MS}	V _{OUT} _ = 200n	nVp-p		12		MHz
Large-Signal 0.1dB Bandwidth	BW _{0.1dB-LS}	V _{OUT} _ = 1.5V	р-р		12		MHz
Slew Rate	SR	V _{OUT} = 2V st	ep, A _V = +1V/V		100		V/µs
Settling Time	ts 0.1%	$V_{OUT_{-}} = 0 \text{ to}$	2V step		60		ns
Switching Transient (Glitch)					25		mV
AC Power-Supply		f = 100kHz			70		dB
Rejection Ratio		f = 1MHz			69		QD.
Differential Gain Error		$R_L = 1k\Omega$			0.03		%
(Note 4)		$R_L = 150\Omega$			0.15		,,,
Differential Phase		$R_L = 1k\Omega$			0.06		degrees
Error (Note 4)		$R_L = 150\Omega$			0.2		
Crosstalk, All Hostile		f = 6MHz			-63		dB
Off-Isolation, Input-to- Output		f = 6MHz			-110		dB
Input Noise Voltage	e _n	BW = 6MHz			73		μV _{RMS}
Input Capacitance	C _{IN_}				5		pF
Disabled Output Capacitance		Amplifier in d		3		pF	
Capacitive Load at 3dB Output Peaking					30		pF
Output	70.17	f = 6MHz	Output enabled		3		0
Impedance	Z _{OUT}	Output disabled 4k			Ω		

SWITCHING CHARACTERISTICS

 $((VCC - VEE) = +4.5V \text{ to } +10.5V, VDD = +2.7V \text{ to } +5.5V, DGND = AGND = 0, V_{IN} = V_{OSDFILL} = 0 \text{ for dual supplies, } V_{IN} = V_{OSDFILL} = +1.75V \text{ for single supply, } R_L = 150\Omega \text{ to AGND, } C_L = 100pF, A_V = +1V/V, \text{ and } T_A = T_{MIN} - T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at $T_A = +25^{\circ}C$.)

PARAMETER	SYMBOL	CONDITIONS			TYP	MAX	UNITS
Delay: UPDATE to Video Out	t _{PdUdVo}	V _{IN} = 0.5V step			200	450	ns
Delay: UPDATE to AOUT	tPdUdAo	$\frac{\text{MODE} = 0, \text{ time to } \overline{\text{A0}}}{\overline{\text{UPDATE}} = \text{low}}$	OUT = low after		30	200	ns
Delay: OSDKEY_ to Output	tPdOkVo/	Vout = 0.5V step	$V_{DD} = +5V$		40		ns
Delay. OSDNET_ to Output	tPdOfVo	VOUT = 0.3 v step	$V_{DD} = +3V$		60		115
Delay: SCLK to DOUT Valid	t _{PdDo}	Logic state change in SCLK edge	n DOUT on active		30	200	ns
Delay: Output Disable	t _{PdHOeVo}	$V_{OUT} = 0.5V$, $1k\Omega$ pu	ılldown to AGND		300	800	ns
Delay: Output Enable	tPdLOeVo	Output disabled, $1k\Omega$ $V_{IN} = 0.5V$		200	800	ns	
Setup: CE to SCLK	tsuCe					100	ns
Setup: DIN to SCLK	t _{SuDi}			100			ns
Hold Time: SCLK to DIN	tHdDi			100			ns
Minimum High Time: SCLK	tMnHCk			100			ns
Minimum Low Time: SCLK	tMnLCk			100			ns
Minimum Low Time: UPDATE	tMnLUd			100			ns
Setup Time: UPDATE to SCLK	tSuHUd	Rising edge of UPDA SCLK	TE to falling edge of	100			ns
Hold Time: SCLK to UPDATE	tHdHUd	Falling edge of SCLK to falling edge of UPDATE		100			ns
Setup Time: MODE to SCLK	tSuMd	Minimum time from clock edge to MODE with valid data clocking		100			ns
Hold Time: MODE to SCLK	[†] HdMd	Minimum time from clock edge to MODE with valid data clocking		100			ns
Minimum Low Time: RESET	t _{MnLRst}					300	ns
Delay: RESET	t _{PdRst}	10kΩ pulldown to AG	ND			600	ns

- **Note 1:** Associated output voltage may be determined by multiplying the input voltage by the specified gain (A_V) and adding output offset voltage. Gain is specified for IN_ and OSDFILL_ signal paths.
- Note 2: Logic level characteristics apply to the following pins: DIN, DOUT, SCLK, $\overline{\text{CE}}$, $\overline{\text{UPDATE}}$, $\overline{\text{RESET}}$, A3–A0, MODE, $\overline{\text{AOUT}}$, and OSDKEY_.
- **Note 3:** Switching transient settling time is guaranteed by the settling time (ts) specification. Switching transient is a result of updating the switch matrix.
- **Note 4:** Input test signal: 3.58MHz sine wave of amplitude 40IRE superimposed on a linear ramp (0 to 100IRE). IRE is a unit of video-signal amplitude developed by the International Radio Engineers: 140IRE = 1.0V.
- Note 5: All devices are 100% production tested at +25°C. Specifications over temperature limits are guaranteed by design.

Symbol Definitions

_	l	
SYMBOL	TYPE	DESCRIPTION
Ao	Signal	Address Valid Flag (AOUT)
Ce	Signal	Clock Enable (CE)
Ck	Signal	Clock (SCLK)
Di	Signal	Serial Data In (DIN)
Do	Signal	Serial Data Output (DOUT)
Md	Signal	MODE
Oe	Signal	Output enable
Rst	Signal	Reset Input (RESET)
Ud	Signal	UPDATE
Vo	Signal	Video Out (OUT)
Н	Property	High- or Low-to-High transition
Hd	Property	Hold
L	Property	Low- or High-to-Low transition
Mn	Property	Minimum
Mx	Property	Maximum
Pd	Property	Propagation delay
Su	Property	Setup
Tr	Property	Transition
W	Property	Width

Naming Conventions:

- All parameters with time units are given "t" designation, with appropriate subscript modifiers.
- Propagation delays for clocked signals are from active edge of clock.
- Propagation delay for level sensitive signals is from input to output at 50% point of a transition.
- Setup and Hold times are measured from 50% point of signal transition to 50% point of clocking signal transition.
- Setup time refers to any signal that must be stable before active clock edge, even if signal is not latched or clocked itself
- Hold time refers to any signal that must be stable during and after active clock edge, even if signal is not latched or clocked.
- Propagation delays to unobservable internal signals are modified to setup and hold designations applied to observable IO signals.

_Timing Diagram








Figure 1. Timing Diagram


Typical Operating Characteristics—Dual Supplies ±5V




























_Typical Operating Characteristics—Dual Supplies ±5V (continued)


























_Typical Operating Characteristics—Dual Supplies ±5V (continued)


POWER-SUPPLY REJECTION RATIO





_Typical Operating Characteristics—Dual Supplies ±5V (continued)




























_Typical Operating Characteristics—Dual Supplies ±5V (continued)

















Typical Operating Characteristics—Dual Supplies ±3V




Typical Operating Characteristics—Dual Supplies ±3V (continued)



Typical Operating Characteristics—Dual Supplies ±3V (continued)





Typical Operating Characteristics—Dual Supplies ±3V (continued)




_Typical Operating Characteristics—Dual Supplies ±3V (continued)


 $(V_{CC}=+3V \text{ and } V_{EE}=-3V, V_{DD}=+3V, AGND=DGND=0, V_{IN}=0, R_L=150\Omega \text{ to AGND, } A_V=+1V/V, \text{ and } T_A=+25^{\circ}C, \text{ unless otherwise noted.})$








OSD SWITCHING 3.58MHz SIGNAL




Typical Operating Characteristics—Single Supply +5V



_Typical Operating Characteristics—Single Supply +5V (continued)

 $(V_{CC} = +5V \text{ and } V_{EE} = 0, V_{DD} = +5V, AGND = DGND = 0, V_{IN} = 0, R_L = 150\Omega \text{ to AGND, } A_V = +1V/V, \text{ and } T_A = +25^{\circ}C, \text{ unless otherwise noted.})$



10

10 100

10k 100k

FREQUENCY (Hz)

100M

10k


100k


FREQUENCY (Hz)


-75


20ns/div


_Typical Operating Characteristics—Single Supply +5V (continued)



















_Typical Operating Characteristics—Single Supply +5V (continued)















Pin Description

PIN	NAME	FUNCTION
1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 25, 27, 29, 31, 33, 35, 37, 39, 41, 43, 45, 127, 129, 131, 133, 135, 137, 139, 141, 143	INO-IN31	Buffered Analog Inputs
2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, 24, 26, 28, 30, 32, 34, 72, 73, 107, 108, 109, 126, 128, 130, 132, 134, 136, 138, 140, 142	AGND	Analog Ground
36, 74, 78, 82, 86, 90, 94, 98, 102, 106	Vcc	Positive Analog Supply. Bypass each pin with a 0.1µF capacitor to AGND. Connect a single 10µF capacitor from one V _{CC} pin to AGND.
38, 40, 42, 44	A3-A0	Address Programming Inputs. Connect to DGND or V _{DD} to select the address for individual output address mode. See Table 4.
46	DGND	Digital Ground
47	ĀOUT	Address Recognition Output. AOUT drives low after successful chip address recognition.
48	MODE	Serial Interface Mode Select Input. Drive high for Complete Matrix Mode (Mode 1), or drive low for Individual Output Address Mode (Mode 0).
49	DIN	Serial Data Input. Data is clocked-in on the falling edge of SCLK.
50	SCLK	Serial Clock Input
51	UPDATE	Update Input. Drive UPDATE low to transfer data from Mode Registers to the switch matrix.
52	RESET	Asynchronous Reset Input/Output. Drive RESET low to initiate hardware reset. All analog outputs are disabled. Additional power-on reset delay may be set by connecting a small capacitor from RESET to DGND.
53	CE	Clock Enable Input. Drive low to enable the serial data interface.
54	DOUT	Serial Data Output. In Complete Matrix Mode, data is clocked through the 112-bit Matrix Control shift register. In Individual Output Address Mode, data at DIN passes directly to DOUT.
55–70	OSDKEY0- OSDKEY15	Digital Control Input. Control for the fast 2:1 OSD Insertion multiplexer routing signal to output buffers. A logic high routes programmed IN_ analog input signal to output buffer. A logic low routes the dedicated OSDFILL_ input to corresponding output buffer.
71	V_{DD}	Digital Logic Supply. Bypass V _{DD} with a 0.1µF capacitor to DGND.
75, 77, 79, 81, 83, 85, 87, 89, 91, 93, 95, 97, 99, 101, 103, 105	OUT0- OUT15	Buffered Analog Outputs. Gain is individually programmable for $A_V = +1V/V$ or $A_V = +2V/V$ via the serial interface. Outputs may be individually disabled (high impedance). On power-up, or assertion of $\overline{\text{RESET}}$, all outputs are disabled.
76, 80, 84, 88, 92, 96, 100, 104, 144	V _{EE}	Negative Analog Supply. Bypass each pin with a 0.1µF capacitor to AGND. Connect a single 10µF capacitor from one V _{EE} pin to AGND.
110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125	OSDFILL15 -OSDFILL0	Dedicated OSD Analog Signal Buffered Inputs. For each output buffer amplifier. OSDFILL _i input signal is routed to output buffer amplifier OUT _i when the corresponding OSDKEY _i is low.

Functional Diagram



Detailed Description

The MAX4358 is a highly integrated 32 x 16 nonblocking video crosspoint switch matrix . All inputs and outputs are buffered, with all outputs able to drive standard 75 Ω reverse-terminated video loads.

A three-wire interface programs the switch matrix and initializes with a single update signal. The unique serial interface operates in one of two modes, Complete Matrix Mode (Mode 1) or Individual Output Address Mode (Mode 0).

The signal path of the MAX4358 is from the buffered inputs (IN0-IN31), through the switching matrix, buffered by the output amplifiers, and presented at the outputs (OUT0-OUT15) (Functional Diagram). The other functional blocks are the serial interface and control logic. Each of the functional blocks is described in detail below.

Analog Outputs

The MAX4358 outputs are high-speed amplifiers capable of driving 150Ω (75 Ω back-terminated) loads. The gain, $A_V = +1V/V$ or +2V/V, is selectable via programming bit 5 of the serial control word. Amplifier compensation is automatically optimized to maximize the bandwidth for each gain selection. Each output can be individually enabled and disabled via bit 6 of the serial control word. When disabled, the output is high impedance presenting typically $4k\Omega$ load, and 3pF output capacitance, allowing multiple outputs to be connected together for building large arrays. On power-up (or asynchronous RESET) all outputs are initialized in the disabled state to avoid output conflicts in large array configurations. The programming and operation of the MAX4358 is output referred. Outputs are configured individually to connect to any one of the 32 analog inputs, programmed to the desired gain $(A_V = +1V/V)$ or +2V/V), and enabled or disabled in a high-impedance state.

Table 1. Operation Truth Table

CE	UPDATE	SCLK	DIN	DOUT	MODE	AOUT	RESET	OPERATION/COMMENTS
1	Х	Х	Х	Х	Х	Х	1	No change in logic
0	1	\	Di	Di-112	1	1	1	Data at DIN is clocked on negative edge of SCLK into 112- bit Complete Matrix Mode register. DOUT supplies original data in 112 SCLK pulses later.
0	0	Х	X	X	1	1	1	Data in serial 112-bit Complete Matrix Mode register is transferred into parallel latches which control the switching matrix.
0	1	↓	Di	Di	0	1	1	Data at DIN is routed to Individual Output Address Mode shift register. DIN is also connected directly to DOUT so that all devices on the serial bus may be addressed in parallel.
0	0	X	Dį	Di	0	0	1	4-bit chip address A3–A0 is compared to D14–D11. If equal, remaining 11 bits in Individual Output Address Mode Register are decoded, allowing reprogramming for a single output. AOUT signals successful individual matrix update.
Х	Х	Х	Х	Х	X	Х	0	Asynchronous reset. All outputs are disabled. Other logic remains unchanged.

Note: "X" = Don't Care

Analog Inputs

The MAX4358 offers 32 analog input channels. Each input is buffered before the crosspoint matrix switch, allowing one input to cross-connect up to 16 outputs. The input buffers are voltage feedback amplifiers with high-input impedance and low input bias current. This allows the use of very simple input clamp circuits.

OSDFILL and OSDKEY Inputs

Intended for on-screen display insertion, the 16 OSD-FILL inputs are buffered analog signal inputs that are routed to a dedicated output buffer through a fast 2:1 MUX. The signal presented to the output buffer is selected from the programmed analog input signal (IN_) and the dedicated OSDFILL input signal.

Switch Matrix

The MAX4358 has 512 individual T-switches making a 32×16 switch matrix. The switching matrix is 100% nonblocking, which means that any input may be routed to any output. The switch matrix programming is output-referred. Each output may be connected to any one of the 32 analog inputs. Any one input can be routed to all 16 outputs with no signal degradation.

Digital Interface

The digital interface consists of the following pins: DIN, DOUT, SCLK, AOUT, UPDATE, CE, A3–A0, MODE, and RESET. DIN is the serial-data input, DOUT is the serial-data output.

30 _______/N|/X|/M




Figure 2. Serial Interface Block Diagram

SCLK is the serial-data clock which clocks data into the data input registers (Figure 3). Data at DIN is loaded in at each falling edge of SCLK. DOUT is the data shifted out of the 112-bit Complete Matrix Mode register (Mode = 1). DIN passes directly to DOUT when in Individual Output Address Mode (Mode = 0).

The falling edge of UPDATE latches the data and programs the matrix. When using Individual Output Address Mode, the address recognition output AOUT drives low when control-word bits D14 to D11 match the address programming inputs (A3–A0) and UPDATE is low (Table 1). Table 1 is the operation truth table.

Programming the Matrix

The MAX4358 offers two programming modes: Individual Output Address Mode and Complete Matrix

Mode. These two distinct programming modes are selected by toggling a single MODE pin high or low. Both modes operate with the same physical board layout. This flexibility allows initial programming of the IC by daisy-chaining and sending one long data word while still being able to immediately address and update individual outputs in the matrix.

Individual Output Address Mode (MODE = 0)

Drive MODE to logic low to select Mode 0. Individual outputs are programmed via the serial interface with a single 16-bit control word. The control word consists of a don't care MSB, the chip address bits, output address bits, an output enable/disable bit, an output gain-set bit, and input address bits (Table 2 through Table 6, and Figure 2).

Table 2. 16-Bit Serial Control Word Bit Assignments (Mode 0: Individual Output Address Mode)

ВІТ	NAME	FUNCTION
15 (MSB)	X	Don't Care
14	IC Address A3	MSB of selected chip address
13	IC Address A2	
12	IC Address A1	
11	IC Address A0	LSB of selected chip address
10	Output Address B3	MSB of output buffer address
9	Output Address B2	
8	Output Address B1	
7	Output Address B0	LSB of output buffer address
6	Output Enable	Enable bit for output, 0 = disable, 1 = enable.
5	Gain Set	Gain Select for output buffer, 0 = gain of +1V/V, 1 = gain of +2V/V.
4	Input Address 4	MSB of input channel select address
3	Input Address 3	
2	Input Address 2	
1	Input Address 1	
0 (LSB)	Input Address 0	LSB of input channel select address

In Mode 0, data at DIN passes directly to DOUT through the data routing gate (Figure 3). In this configuration, the 16-bit control word is simultaneously sent to all chips in an array of up to 16 addresses.

Complete Matrix Mode (MODE = 1)

Drive MODE to logic high to select Mode 1. A single 112-bit control word, consisting of sixteen 7-bit control words, programs all outputs. The 112-bit control word's first 7-bit control word (MSBs) programs output 15, and the last 7-bit control word (LSBs) programs output 0 (Table 7 and Figures 4 and 5). Data clocked into the 112-bit complete matrix mode register is latched on the falling edge of UPDATE, and the outputs are immediately updated.

Initialization String

Complete Matrix Mode (Mode = 1) is convenient for programming the matrix at power-up. In a large matrix consisting of many MAX4358s, all the devices can be programmed by sending a single bit stream equal to n x 112 bits where n is the number of MAX4358 devices on the bus. The first 112-bit data word programs the last in-line MAX4358 (see *Matrix Programming* under the *Applications Information* section).

On-Screen-Display (OSD) Fast MUX

The MAX4358 features an asynchronous dedicated 2:1 Mux for each output buffer amplifier. Fast 40ns switching times enable pixel switching for on-screen-display (OSD) information such as text or other picture-in-picture signals (Figure 1). OSDFILL_ inputs are buffered analog inputs connected to each dedicated OSD Mux. Drive the dedicated OSDKEY_ digital input to switch between the programmed IN_ input from the crosspoint switch matrix and the OSDFILL_. A logic low on OSDKEYi routes the analog signal at OSDFILLi to the OUTi output buffer. OSDKEY_ control does not affect the crosspoint switch matrix programming or the output-buffer enable/disable or gain-set programming.

RESET

The MAX4358 features an asynchronous bidirectional RESET with an internal $20k\Omega$ pullup resistor to V_{DD} . When RESET is pulled low either by internal circuitry, or driven externally, the analog output buffers are latched into a high-impedance state. After RESET is released, the output buffers remain disabled. The outputs may be enabled by sending a new 112-bit data word or a 16-bit individual output address word. A reset is initiated from any of three sources. RESET can be driven low by external circuitry to initiate a reset, or RESET can be pulled low by internal circuitry during power-up (power-on-reset) or thermal shutdown.




Figure 3. Mode 0, Individual Output Address Mode Timing and Programming Example

Since driving RESET low only clears the output-bufferenable bit in the matrix control latches, RESET can be used to disable all outputs simultaneously. If no new data has been loaded into the 112-bit complete matrix mode register, a single UPDATE restores the previous matrix control settings.

Power-On-Reset

The power-on-reset ensures all output buffers are in a disabled state when power is initially applied. A V_{DD} voltage comparator generates the power-on-reset. When the voltage at V_{DD} is less than 2.5V, the power-on-reset comparator pulls \overline{RESET} low via internal circuitry. As the digital-supply voltage ramps up crossing 2.5V, the MAX4358 holds \overline{RESET} low for 40ns (typ). Connecting a small capacitor from \overline{RESET} to DGND extends the power-on-reset delay. (see the Power-On-

Reset vs. RESET Capacitance graph in *Typical Operating Characteristics*).

Thermal Shutdown

The MAX4358 features thermal shutdown protection with temperature hysteresis. When the die temperature exceeds 150°C, the MAX4358 pulls RESET low, disabling the output buffer. When the die cools by 20°C, the RESET pulldown is deasserted, and output buffers remain disabled until the device is programmed again.

Applications Information

Building Large Video-Switching Systems

The MAX4358 can be easily used to create larger switching matrices. The number of ICs required to implement the matrix is a function of the number of input channels, the number of outputs required, and whether the array needs to be nonblocking or not.




Figure 4. 7-Bit Control Word and Programming Example (Mode 1: Complete Matrix Mode)




Figure 5. Mode 1: Complete Matrix Mode Programming

Table 3. Chip Address Programming for 16-Bit Control Word (Mode 0: Individual Output Address Mode)

	IC ADDR	RESS BIT		ADDRESS		
A3 (MSB)	A2	A1	A0 (LSB)	Chip Address (Hex)	Chip Address (Decimal)	
0	0	0	0	0h	0	
0	0	0	1	1h	1	
0	0	1	0	2h	2	
0	0	1	1	3h	3	
0	1	0	0	4h	4	
0	1	0	1	5h	5	
0	1	1	0	6h	6	
0	1	1	1	7h	7	
1	0	0	0	8h	8	
1	0	0	1	9h	9	
1	0	1	0	Ah	10	
1	0	1	1	Bh	11	
1	1	0	0	Ch	12	
1	1	0	1	Dh	13	
1	1	1	0	Eh	14	
1	1	1	1	Fh	15	

Table 4. Chip Address A3-A0 Pin Programming

	PII		ADDI	RESS	
А3	A2	A1	A0	Chip Address (Hex)	Chip Address (Decimal)
DGND	DGND	DGND	DGND	0h	0
DGND	DGND	DGND	V_{DD}	1h	1
DGND	DGND	V_{DD}	DGND	2h	2
DGND	DGND	V _{DD}	V_{DD}	3h	3
DGND	V _{DD}	DGND	DGND	4h	4
DGND	V _{DD}	DGND	V_{DD}	5h	5
DGND	V_{DD}	V_{DD}	DGND	6h	6
DGND	V _{DD}	V _{DD}	V_{DD}	7h	7
V_{DD}	DGND	DGND	DGND	8h	8
V_{DD}	DGND	DGND	V_{DD}	9h	9
V_{DD}	DGND	V_{DD}	DGND	Ah	10
V_{DD}	DGND	V_{DD}	V_{DD}	Bh	11
V_{DD}	V _{DD}	DGND	DGND	Ch	12
V_{DD}	V _{DD}	DGND	V_{DD}	Dh	13
V_{DD}	V _{DD}	V_{DD}	DGND	Eh	14
V_{DD}	V _{DD}	V_{DD}	V_{DD}	Fh	15

Table 5. Output Selection Programming

	OUTPUT ADDRESS BIT							
B3 (MSB)	B2	B1	B0 (LSB)	SELECTED OUTPUT				
0	0	0	0	0				
0	0	0	1	1				
0	0	1	0	2				
0	0	1	1	3				
0	1	0	0	4				
0	1	0	1	5				
0	1	1	0	6				
0	1	1	1	7				
1	0	0	0	8				
1	0	0	1	9				
1	0	1	0	10				
1	0	1	1	11				
1	1	0	0	12				
1	1	0	1	13				
1	1	1	0	14				
1	1	1	1	15				




Figure 6. 128 x 32 Nonblocking Matrix Using 32 x 16 Crosspoint Devices

The most straightforward technique for implementing nonblocking matrices is to arrange the building blocks in a grid. The inputs connect to each vertical bank of devices in parallel with the other banks. The outputs of each building block in a vertical column connect together in a wired-OR configuration. Figure 6.shows a 128-input, 32-output, nonblocking array using eight MAX4358 crosspoint devices.

The wire-OR connection of the outputs shown in the diagram is possible because the outputs of the IC devices can be placed in a disabled, or high-impedance-output state. This disable state of the output buffers is designed for a maximum impedance vs. frequency while maintaining a low output capacitance. These characteristics minimize the adverse loading effects from the disabled outputs. Larger arrays are constructed by extending this connection technique to more devices.

Driving a Capacitive Load

Figure 6 shows an implementation requiring many outputs to be wired together. This creates a situation where each output buffer sees not only the normal load impedance, but also the disabled impedance of all the other outputs. This impedance has a resistive and a capacitive component. The resistive components reduce the total effective load for the driving output.




Figure 7. 128 x 16 Nonblocking Matrix with Reduced Capacitive Loading




Figure 8. Optimal Isolation Resistor vs. Capacitive Load

Total capacitance is the sum of the capacitance of all the disabled outputs and is a function of the size of the matrix. Also, as the size of the matrix increases, the length of the PC board traces increases, adding more capacitance. The output buffers have been designed to drive more than 30pF of capacitance while still maintaining a good AC response. Depending on the size of the array, the capacitance seen by the output can exceed this amount. There are several ways to improve the situation. The first is to use more building-block crosspoint devices to reduce the number of outputs that need to be wired together (see Figure 7).

Table 6. Input Selection Programming

B4 (MSB)	В3	B2	B1	B0 (LSB)	SELECTED INPUT
0	0	0	0	0	0
0	0	0	0	1	1
0	0	0	1	0	2
0	0	0	1	1	3
0	0	1	0	0	4
0	0	1	0	1	5
0	0	1	1	0	6
0	0	1	1	1	7
0	1	0	0	0	8
0	1	0	0	1	9
0	1	0	1	0	10
0	1	0	1	1	11
0	1	1	0	0	12
0	1	1	0	1	13
0	1	1	1	0	14
0	1	1	1	1	15
1	0	0	0	0	16
1	0	0	0	1	17
1	0	0	1	0	18
1	0	0	1	1	19
1	0	1	0	0	20
1	0	1	0	1	21
1	0	1	1	0	22
1	0	1	1	1	23
1	1	0	0	0	24
1	1	0	0	1	25
1	1	0	1	0	26
1	1	0	1	1	27
1	1	1	0	0	28
1	1	1	0	1	29
1	1	1	1	0	30
1	1	1	1	1	31

In Figure 7, the additional devices are placed in a second bank to multiplex the signals. This reduces the number of wired-OR connections. Another solution is to put a small resistor in series with the output before the capacitive load to limit excessive ringing and oscillations. Figure 8 shows the graph of the Optimal Isolation

Table 7. 7-Bit Serial Control Word Bit Assignments (Mode 1: Complete Matrix Mode Programming)

BIT	NAME	FUNCTION
6 (MSB)	Output Enable	Enable bit for output, 0 = disable, 1 = enable.
5	Gain Set	Gain Select for output buffer, 0 = gain of +1V/V, 1 = gain of +2V/V.
4	Input Address 4	MSB of input channel select address.
3	Input Address 3	
2	Input Address 2	
1	Input Address 1	
0 (LSB)	Input Address 0	LSB of input channel select address




Figure 9. Improved Implementation of On-Screen Display

Resistor vs. Capacitive Load. A lowpass filter is created from the series resistor and parasitic capacitance to ground. A single R-C do not affect the performance at video frequencies, but in a very large system there may be many R-Cs cascaded in series. The cumulative effect is a slight rolling off of the high frequencies causing a "softening" of the picture. There are two solutions to achieve higher performance. One way is to design the PC board traces associated with the outputs such that they exhibit some inductance. By routing the traces in a repeating "S" configuration, the traces that are nearest each other will exhibit a mutual inductance increasing the total inductance. This series inductance causes the amplitude response to increase or peak at

higher frequencies, offsetting the rolloff from the parasitic capacitance. Another solution is to add a small-value inductor to the output.

On-Screen Display Insertion

The MAX4358 facilitates the insertion of on-screen graphics and characters by using the built-in fast 2:1 multiplexer associated with each of the 16 outputs (Functional Diagram). This mux switches in 40ns, much less than the width of a single pixel. Access to this fast mux is through 16 dedicated OSDFILL analog inputs and 16 dedicated OSDKEY input controls. OSD timing is externally controlled and applied to the OSDKEY inputs (Figure 1). Pulling OSDKEY; low switches the signal on the OSDFILL; input to the OUT; output. When the OSDKEY signal is logic high, the signal at IN_ is switched to the output. This switching action is repeated on a pixel-by-pixel basis for each scan line. In this way any synchronized video signal, including arbitrary graphics, can be inserted on the screen (Figure 9).

This technique for inserting OSD display information is an improvement over the way it has traditionally been done. Other OSD techniques require an external fast mux and a buffer for each output.

Crosstalk and Board Routing Issues

Improper signal routing causes performance problems. The MAX4358 has a typical crosstalk rejection of -62dB at 6MHz. A bad PC board layout degrades the crosstalk rejection by 20dB or more. To achieve the best crosstalk performance:

1. Place ground isolation between long critical signal PC board trace runs. These traces act as a shield to potential interfering signals. Crosstalk can be degraded from parallel traces as well as directly above and below on adjoining PC board layers.




Figure 10. Matrix Mode Programming

- 2. Maintain controlled-impedance traces. Design as many of the PC board traces as possible to be 75Ω transmission lines. This lowers the impedance of the traces reducing a potential source of crosstalk. More power will be dissipated due to the output buffer driving a lower impedance.
- 3. Minimize ground current interaction by using a good ground plane strategy.

In addition to crosstalk, another key issue of concern is isolation. Isolation is the rejection of undesirable feed-through from input-to-output with the output disabled. The MAX4358 achieves a -110dB isolation at 6MHz by selecting the pinout configuration such that the inputs and outputs are on opposite sides of the package. Coupling through the power supply is a function of the quality and location of the supply bypassing. Use appropriate low-impedance components and locate them as close as possible to the IC. Avoid routing the inputs near the outputs.

Power-Supply Bypassing

The MAX4358 operates from a single +5V or dual $\pm3V$ to $\pm5V$ supplies. For single-supply operation, connect all VEE pins to ground and bypass all power-supply pins with a $0.1\mu F$ capacitor to ground. For dual-supply systems, bypass all supply pins to ground with $0.1\mu F$ capacitors.

Power in Large Systems

The MAX4358 has been designed to operate with split supplies down to $\pm 3V$ or a single supply of $\pm 5V$. Operating at the minimum supply voltages reduces the power dissipation by as much 40% to 50%. At $\pm 5V$, the MAX4358 consumes 195mW (0.38mW/point).

Driving a PC-Board Interconnect or Cable (Av = +1V/V or +2V/V)

The MAX4358 output buffers can be programmed to either AV = +1V/V or +2V/V. The +1V/V configuration is typically used when driving short lengths (less than 3cm), high impedance, "local" PC board traces. To drive a cable or a 75 Ω transmission line trace, program the gain of the output buffer to +2V/V and place a 75 Ω resistor in series with the output. The series termination resistor and the 75 Ω load impedance act as a voltage divider that divides the video signal in half. Set the gain to +2V/V to transmit a standard 1V video signal down a cable. The series 75 Ω resistor is called the backmatch, reverse termination, or series termination. This 75 Ω resistor reduces reflections and provides isolation, increasing the output capacitive driving capability.

Matrix Programming

The MAX4358's unique digital interface simplifies programming multiple MAX4358 devices in an array. Multiple devices are connected with DOUT of the first




Figure 11. Typical Single +5V Supply Application

device connecting to DIN of the second device, and so on (Figure 11). Two distinct programming modes, Individual Output Address Mode (MODE = 0) and Complete Matrix Mode (MODE = 1) are selected by toggling a single MODE control pin high or low. Both modes operate with the same physical board layout. This allows initial programming of the IC by daisy-chaining and sending one long data word while still being able to immediately address and update individual locations in the matrix.

Individual Output Address Mode (Mode = 0)

In Individual Output Address Mode, the devices are connected in a serial-bus configuration, with the data routing gate (Figure 3) connecting DIN to DOUT, making each device a virtual node on the serial bus. A single 16-bit control word is sent to all devices simultaneously. Only the device with the corresponding chip address responds to the programming word and updates its output. In this mode the chip address is set via hardware pin strapping of A3–A0. The host communicates with the device by sending a 16-bit word consisting of 1 don't care bit, 4-chip address bits, 11 bits of data to make the word exactly two bytes in length. The 11 data bits are broken down into 4 bits to select the output to be programmed, 1 bit to set the output enable, 1 bit to set gain and 5 bits to the select the

input to be connected to that output. In this method, the matrix is programmed one output at a time.

Complete Matrix Mode (Mode = 1)

In Complete Matrix Mode, the devices are connected in a daisy-chain fashion where n 5 112 bits are sent to program the entire matrix, where n = the number of MAX4358 devices connected in series. The data word is structured such that the first bit is the LSB of the last device in the chain and the last data bit is the MSB of the first device in the chain. The total length of the data word is equal to the number of crosspoint devices to be programmed in series times 112 bits per crosspoint device. This programming method is most often used at start-up to initially configure the switching matrix.

Operating at +5V Single-Supply with Av = +1V/V or +2V/V

The MAX4358 guarantees operation with a single +5V supply and a gain of +1V/V for standard video-input signals (1Vp-p). To implement a complete video matrix switching system capable of gain = +2V/V while operating with a +5V single supply, combine the MAX4358 crosspoint switch with Maxim's low-cost, high-performance video amplifiers optimized for single +5V supply operation (Figure 11). The MAX4450 single and MAX4451 dual op amps are unity-gain-stable devices that combine high-speed performance with Rail-to-

MAX4358

32 x 16 Nonblocking Video Crosspoint Switch with On-Screen Display Insertion and I/O Buffers


Rail® outputs. The common-mode input voltage range extends beyond the negative power-supply rail (ground in single-supply applications). The MAX4450 is available in the ultra-small 5-pin SC70 package, while the MAX4451 is available in a space-saving 8-pin SOT23 package. The MAX4383 is a quad op amp available in a 14-pin TSSOP package. The MAX4380/MAX4381/MAX4382 and MAX4384 offer individual output-high-impedance disable making these amplifiers suitable for wired-OR connections.

Chip Information


TRANSISTOR COUNT: 44,890

PROCESS: BICMOS

Pin Configuration



Package Information



TOFP PACKAGE VARIATION 1. ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5-1982. ALL DIMENSIONS IN MILLIMETERS 2. DATUM PLANE I LOCATED AT MOLD PARTING LINE AND COINCIDENT WITH LEAD, WHERE LEAD EXITS PLASTIC BODY AT BOTTOM OF PARTING LINE. 20×20×1.0 MIN. MAX. 3. DIMENSIONS DI AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS 0.254 MM ON DI AND E1 DIMENSIONS. 1.20 ~ 0.05 0.15 4. THE TOP OF PACKAGE IS SMALLER THAN THE BOTTOM OF PACKAGE BY $0.15\ \mbox{MILLIMETERS}.$ 0.95 1.05 22.00 BSC 50'00 BZC 5. DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF THE 6 DIMENSION AT MAXIMUM MATERIAL CONDITION. 55'00 B2C Εı 50'00 B2C 0.45 0.75 6. CONTROLLING DIMENSION: MILLIMETER. 0.11 7. THIS DUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION N 144 0.50 BSC 0.17 0.27 8. LEADS SHALL BE COPLANAR WITHIN .004 INCH. DATUM DETAIL 'B'

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

A 2/2

PKG. DUTLINE, 144L TQFP, 20x20x1.0 MM

21-0087