## **Features**

- AVR® High Performance and Low Power RISC Architecture
- 118 Powerful Instructions Most Single Clock Cycle Execution
- 2K bytes of In-System Reprogrammable Flash
  - SPI Serial Interface for Program Downloading
  - Endurance: 1,000 Write/Erase Cycles
- 128 bytes EEPROM
  - Endurance: 100,000 Write/Erase Cycles
- 128 bytes Internal RAM
- 32 x 8 General Purpose Working Registers
- 15 Programmable I/O Lines
- V<sub>CC</sub>: 2.7 6.0V
- Fully Static Operation
  - 0 10 MHz, 4.0 6.0V
  - 0 4 MHz, 2.7 6.0V
- Up to 10 MIPS Throughput at 10 MHz
- One 8-Bit Timer/Counter with Separate Prescaler
- One 16-Bit Timer/Counter with Separate Prescaler and Compare and Capture Modes
- Full Duplex UART
- Selectable 8. 9 or 10 bit PWM
- External and Internal Interrupt Sources
- Programmable Watchdog Timer with On-Chip Oscillator
- On-Chip Analog Comparator
- Low Power Idle and Power Down Modes
- Programming Lock for Software Security
- 20-Pin Device


# Description

The AT90S2313 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the AT90S2313 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

(continued)

# **Pin Configuration**





8-Bit AVR®
Microcontroller
with 2K bytes
In-System
Programmable
Flash

AT90S2313



datasheet, please visit our web site at www.atmel.com or e-








## **Block Diagram**

Figure 1. The AT90S2313 Block Diagram



The AT90S2313 provides the following features: 2K bytes of In-System Programmable Flash, 128 bytes EEPROM, 128 bytes SRAM, 15 general purpose I/O lines, 32 general purpose working registers, flexible timer/counters with compare modes, internal and external interrupts, a programmable serial UART, programmable Watchdog Timer with internal oscillator, an SPI serial port for Flash Memory downloading and two software selectable power saving modes. The Idle Mode stops the CPU while allowing the SRAM, timer/counters, SPI port and interrupt system to continue functioning. The power down mode saves the register contents but freezes the oscillator, disabling all other chip functions until the next interrupt or hardware reset.

The device is manufactured using Atmel's high density non-volatile memory technology. The on-chip In-System

Programmable Flash allows the program memory to be reprogrammed in-system through an SPI serial interface or by a conventional nonvolatile memory programmer. By combining an enhanced RISC 8-bit CPU with In-System Programmable Flash on a monolithic chip, the Atmel AT90S2313 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The AT90S2313 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, incircuit emulators, and evaluation kits.

## **Pin Descriptions**

#### **VCC**

Supply voltage pin.

#### **GND**

Ground pin.

## Port B (PB7..PB0)

Port B is an 8-bit bi-directional I/O port. Port pins can provide internal pull-up resistors (selected for each bit). PB0 and PB1 also serve as the positive input (AIN0) and the negative input (AIN1), respectively, of the on-chip analog comparator. The Port B output buffers can sink 20mA and can drive LED displays directly. When pins PB0 to PB7 are used as inputs and are externally pulled low, they will source current if the internal pull-up resistors are activated.

Port B also serves the functions of various special features of the AT90S2313 as listed on page 38.

### Port D (PD6..PD0)

Port D has seven bi-directional I/O pins with internal pull-up resistors, PD6..PD0. The Port D output buffers can sink 20 mA. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated.

Port D also serves the functions of various special features of the AT90S2313 as listed on page 43.

#### RESET

Reset input. A low on this pin for two machine cycles while the oscillator is running resets the device.

#### XTAL1

Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

### XTAL2

Output from the inverting oscillator amplifier

# **Crystal Oscillator**

XTAL1 and XTAL2 are input and output, respectively, of an inverting amplifier which can be configured for use as an on-chip oscillator, as shown in Figure 2. Either a quartz crystal or a ceramic resonator may be used. To drive the device from an external clock source, XTAL2 should be left unconnected while XTAL1 is driven as shown in Figure 3.

Figure 2. Oscillator Connections





Figure 3. External Clock Drive Configuration





## AT90S2313 Architectural Overview

The fast-access register file concept contains 32 x 8-bit general purpose working registers with a single clock cycle access time. This means that during one single clock cycle, one ALU (Arithmetic Logic Unit) operation is executed. Two operands are output from the register file, the operation is executed, and the result is stored back in the register file in one clock cycle.

Six of the 32 registers can be used as three 16-bits indirect address register pointers for Data Space addressing enabling efficient address calculations. One of the three address pointers is also used as the address pointer for the constant table look up function. These added function registers are the 16-bits X-register, Y-register and Z-register.

The ALU supports arithmetic and logic functions between registers or between a constant and a register. Single register operations are also executed in the ALU. Figure 4 shows the AT90S2313 AVR Enhanced RISC microcontroller architecture.

In addition to the register operation, the conventional memory addressing modes can be used on the register file as well. This is enabled by the fact that the register file is assigned the 32 lowermost Data Space addresses (\$00 - \$1F), allowing them to be accessed as though they were ordinary memory locations.

The I/O memory space contains 64 addresses for CPU peripheral functions as Control Registers, Timer/Counters, A/D-converters, and other I/O functions. The I/O memory

can be accessed directly, or as the Data Space locations following those of the register file, \$20 - \$5F.

The AVR has Harvard architecture - with separate memories and buses for program and data. The program memory is accessed with a two stage pipeline. While one instruction is being executed, the next instruction is pre-fetched from the program memory. This concept enables instructions to be executed in every clock cycle. The program memory is In-system Programmable Flash memory.

With the relative jump and call instructions, the whole 1K address space is directly accessed. Most *AVR* instructions have a single 16-bit word format. Every program memory address contains a 16- or 32-bit instruction.

During interrupts and subroutine calls, the return address program counter (PC) is stored on the stack. The stack is effectively allocated in the general data SRAM, and consequently the stack size is only limited by the total SRAM size and the usage of the SRAM. All user programs must initialize the SP in the reset routine (before subroutines or interrupts are executed). The 8-bit stack pointer SP is read/write accessible in the I/O space.

The 128 bytes data SRAM + register file and I/O registers can be easily accessed through the five different addressing modes supported in the AVR architecture.

The memory spaces in the AVR architecture are all linear and regular memory maps.

Figure 4. The AT90S2313 AVR Enhanced RISC Architecture





Figure 5. Memory Maps





# AT90S2313 Register Summary

| Address                    | Name              | Bit 7       | Bit 6  | Bit 5          | Bit 4         | Bit 3  | Bit 2  | Bit 1     | Bit 0  | Page     |
|----------------------------|-------------------|-------------|--|----------------|---------------|--------|--------|-----------|--------|----------|
| \$3F (\$5F)                | SREG              | I           | Т  | Н              | S             | V      | N      | Z         | С      | 17       |
| \$3E (\$5E)                | Reserved          |             | 1  | ı              | 1             | ı      | 1      | ı         | 1      |          |
| \$3D (\$5D)                | SPL               | SP7         | SP6  | SP5            | SP4           | SP3    | SP2    | SP1       | SP0    | 18       |
| \$3C (\$5C)                | Reserved          | 13.17.4     |  | ı              | 1             | ı      | 1      | ı         | 1      |          |
| \$3B (\$5B)                | GIMSK             | INT1        | INT0   | -              | -             | -      | -      | -         | -      | 23       |
| \$3A (\$5A)                | GIFR              | INTF1       | INTF0  |                |               | T10154 |        | T0/50     |        | 23       |
| \$39 (\$59)                | TIMSK             | TOIE1       | OCIE1A   | -              | -             | TICIE1 | -      | TOIE0     | -      | 23       |
| \$38 (\$58)                | TIFR              | TOV1        | OCF1A  | -              | -             | ICF1   | -      | TOV0      | -      | 24       |
| \$37 (\$57)                | Reserved          |             |  |                |               |        |        |           |        |          |
| \$36 (\$56)                | Reserved<br>MCUCR |             | I  |                | CM            | 10044  | 10040  | 10004     | 10000  | 25       |
| \$35 (\$55)                |                   | -           | -  | SE             | SM            | ISC11  | ISC10  | ISC01     | ISC00  | 25       |
| \$34 (\$54)                | Reserved<br>TCCR0 |             | I  | <u> </u>       | 1 -           | I      | 0000   | 0004      | 0000   | 20       |
| \$33 (\$53)<br>\$32 (\$52) | TCNT0             | Timor/Cou   | nter0 (8 Bit)  | -              | -             | -      | CS02   | CS01      | CS00   | 28<br>29 |
| \$31 (\$51)                | Reserved          | Timer/Cou   | illeio (o bil)   |                |               |        |        |           |        | 29       |
| \$30 (\$50)                | Reserved          |             |  |                |               |        |        |           |        |          |
| \$2F (\$4F)                | TCCR1A            | COM1A1      | COM1A0   | -              | _             | _      | -      | PWM11     | PWM10  | 30       |
| \$2E (\$4E)                | TCCR1B            | ICNC1       | ICES1  | -              | -             | CTC1   | CS12   | CS11      | CS10   | 31       |
| \$2D (\$4D)                | TCNT1H            |             | nter1 - Counte   | r Register Hi  | nh Byte       | 0101   | 0312   | COLL      | 0310   | 32       |
| \$2D (\$4D)<br>\$2C (\$4C) | TCNT1L            |             | nter1 - Counte   |                |               |        |        |           |        | 32       |
| \$2B (\$4B)                | OCR1AH            |             | nter1 - Counte   |                |               |        |        |           |        | 32       |
| \$2B (\$4B)                | OCR1AL            |             | nter1 - Compa  |                |               |        |        |           |        | 32       |
| \$29 (\$49)                | Reserved          | Time/Cou    | illeri - Compa   | ire register L | OW Dyte       |        |        |           |        | 32       |
| \$28 (\$48)                | Reserved          |             |  |                |               |        |        |           |        |          |
| \$27 (\$47)                | Reserved          |             |  |                |               |        |        |           |        |          |
| \$26 (\$46)                | Reserved          |             |  |                |               |        |        |           |        |          |
| \$25 (\$45)                | ICR1H             | Timer/Cou   | nter1 - Innut C  | anture Regis   | ter High Ryte |        |        |           |        | 33       |
| \$24 (\$44)                | ICR1L             |             | Timer/Counter1 - Input Capture Register High Byte Timer/Counter1 - Input Capture Register Low Byte |                |               |        |        |           | 33     |          |
| \$23 (\$43)                | Reserved          | 11111017000 | morr input c   | aptaro regio   | tor Low Byto  |        |        |           |        | 00       |
| \$22 (\$42)                | Reserved          |             |  |                |               |        |        |           |        |          |
| \$21 (\$41)                | WDTCR             | -           | -  | _              | WDTOE         | WDE    | WDP2   | WDP1      | WDP0   | 35       |
| \$20 (\$40)                | Reserved          |             |  | I              |               |        |        |           | 1      |          |
| \$1F (\$3F)                | Reserved          |             |  |                |               |        |        |           |        |          |
| \$1E (\$3E)                | EEAR              | -           | EEPROM A   | Address Regis  | ster          |        |        |           |        | 36       |
| \$1D (\$3D)                | EEDR              | EEPROM      | Data register  |                |               |        |        |           |        | 37       |
| \$1C (\$3C)                | EECR              | -           | -  | -              | -             | -      | EEMWE  | EEWE      | EERE   | 37       |
| \$1B (\$3B)                | Reserved          |             |  |                |               | •      |        |           |        |          |
| \$1A (\$3A)                | Reserved          |             |  |                |               |        |        |           |        |          |
| \$19 (\$39)                | Reserved          |             |  |                |               |        |        |           |        |          |
| \$18 (\$38)                | PORTB             | PORTB7      | PORTB6   | PORTB5         | PORTB4        | PORTB3 | PORTB2 | PORTB1    | PORTB0 | 46       |
| \$17 (\$37)                | DDRB              | DDB7        | DDB6   | DDB5           | DDB4          | DDB3   | DDB2   | DDB1      | DDB0   | 46       |
| \$16 (\$36)                | PINB              | PINB7       | PINB6  | PINB5          | PINB4         | PINB3  | PINB2  | PINB1     | PINB0  | 46       |
| \$15 (\$35)                | Reserved          |             |  |                |               |        |        |           |        |          |
| \$14 (\$34)                | Reserved          |             |  |                |               |        |        |           |        |          |
| \$13 (\$33)                | Reserved          |             |  | 1              | _             |        | 1      |           |        |          |
| \$12 (\$32)                | PORTD             | -           | PORTD6   | PORTD5         | PORTD4        | PORTD3 | PORTD2 | PORTD1    | PORTD0 | 51       |
| \$11 (\$31)                | DDRD              | -           | DDD6   | DDD5           | DDD4          | DDD3   | DDD2   | DDD1      | DDD0   | 51       |
| \$10 (\$30)                | PIND              | -           | PIND6  | PIND5          | PIND4         | PIND3  | PIND2  | PIND1     | PIND0  | 51       |
| \$0F (\$2F)                | Reserved          |             |  |                |               |        |        |           |        |          |
| \$0E (\$2E)                | Reserved          |             |  |                |               |        |        |           |        |          |
| \$0D (\$2D)                | Reserved          |             |  |                |               |        |        |           |        |          |
| \$0C (\$2C)                | UDR               |             | Data Register  | 11555          | T ==          | 65     |        |           |        | 40       |
| \$0B (\$2B)                | USR               | RXC         | TXC  | UDRE           | FE            | OR     | -      | -<br>DVD0 | - TVD0 | 40       |
| \$0A (\$2A)                | UCR               | RXCIE       | TXCIE  | UDRIE          | RXEN          | TXEN   | CHR9   | RXB8      | TXB8   | 41       |
| \$09 (\$29)                | UBRR              |             | d Rate Regist  |                | 1 001         | ۸۵۳    | AC10   | A C1C4    | A C100 | 43       |
| \$08 (\$28)                | ACSR              | ACD         | -  | ACO            | ACI           | ACIE   | ACIC   | ACIS1     | ACIS0  | 44       |
| <br>¢oo (¢oo)              | Reserved          |             |  |                |               |        |        |           |        |          |
| \$00 (\$20)                | Reserved          |             |  |                |               |        |        |           |        |          |

# AT90S2313 Instruction Set Summary

| Mnemonics        | Operands                              | Description  | Operation  | Flags                  | #Clocks |
|------------------|---------------------------------------|--|--|------------------------|---------|
| ARITHMETIC AND L | •                                     | ' control of the cont | - peration   | i iugo                 | "Olocks |
| ADD AND L        | Rd, Rr                                | Add two Registers  | $Rd \leftarrow Rd + Rr$  | Z,C,N,V,H              | 1 1     |
| ADC              | Rd, Rr                                | Add two Registers  Add with Carry two Registers  | $Rd \leftarrow Rd + Rr + C$  | Z,C,N,V,H              | 1 1     |
|                  | Rd, Ri<br>Rdl,K                       | Add Immediate to Word  | $Rd \leftarrow Rd + RI + C$ $Rdh:RdI \leftarrow Rdh:RdI + K$   | Z,C,N,V,R              | 2       |
| ADIW<br>SUB      | · · · · · · · · · · · · · · · · · · · |  | $Rd \leftarrow Rd - Rr$  | Z,C,N,V,S<br>Z,C,N,V,H |         |
|                  | Rd, Rr                                | Subtract two Registers   | $Rd \leftarrow Rd - RI$ $Rd \leftarrow Rd - K$   |                        | 1       |
| SUBI             | Rd, K                                 | Subtract Constant from Register  | 1  | Z,C,N,V,H              | 1       |
| SBIW             | Rdl,K                                 | Subtract Immediate from Word   | Rdh:Rdl ← Rdh:Rdl − K  | Z,C,N,V,S              | 2       |
| SBC              | Rd, Rr                                | Subtract with Carry two Registers  | $Rd \leftarrow Rd - Rr - C$  | Z,C,N,V,H              | 1       |
| SBCI             | Rd, K                                 | Subtract with Carry Constant from Reg.   | $Rd \leftarrow Rd - K - C$   | Z,C,N,V,H              | 1       |
| AND              | Rd, Rr                                | Logical AND Registers  | $Rd \leftarrow Rd \bullet Rr$  | Z,N,V                  | 1       |
| ANDI             | Rd, K                                 | Logical AND Register and Constant  | $Rd \leftarrow Rd \bullet K$   | Z,N,V                  | 1       |
| OR               | Rd, Rr                                | Logical OR Registers   | $Rd \leftarrow Rd \vee Rr$   | Z,N,V                  | 1       |
| ORI              | Rd, K                                 | Logical OR Register and Constant   | $Rd \leftarrow Rd v K$   | Z,N,V                  | 1       |
| EOR              | Rd, Rr                                | Exclusive OR Registers   | $Rd \leftarrow Rd \oplus Rr$   | Z,N,V                  | 1       |
| COM              | Rd                                    | One's Complement   | Rd ← \$FF – Rd   | Z,C,N,V                | 1       |
| NEG              | Rd                                    | Two's Complement   | Rd ← \$00 – Rd   | Z,C,N,V,H              | 1       |
| SBR              | Rd,K                                  | Set Bit(s) in Register   | $Rd \leftarrow Rd v K$   | Z,N,V                  | 1       |
| CBR              | Rd,K                                  | Clear Bit(s) in Register   | $Rd \leftarrow Rd \bullet (\$FF - K)$  | Z,N,V                  | 1       |
| INC              | Rd                                    | Increment  | $Rd \leftarrow Rd + 1$   | Z,N,V                  | 1       |
| DEC              | Rd                                    | Decrement  | Rd ← Rd – 1  | Z,N,V                  | 1       |
| TST              | Rd                                    | Test for Zero or Minus   | $Rd \leftarrow Rd \bullet Rd$  | Z,N,V                  | 1       |
| CLR              | Rd                                    | Clear Register   | $Rd \leftarrow Rd \oplus Rd$   | Z,N,V                  | 1       |
| SER              | Rd                                    | Set Register   | Rd ← \$FF  | None                   | 1       |
| BRANCH INSTRUCT  | TIONS                                 | <u> </u>   |  | •                      | •       |
| RJMP             | k                                     | Relative Jump  | PC ← PC + k + 1  | None                   | 2       |
| IJMP             |                                       | Indirect Jump to (Z)   | PC ← Z   | None                   | 2       |
| RCALL            | k                                     | Relative Subroutine Call   | PC ← PC + k + 1  | None                   | 3       |
| ICALL            |                                       | Indirect Call to (Z)   | PC ← Z   | None                   | 3       |
| RET              |                                       | Subroutine Return  | PC ← STACK   | None                   | 4       |
| RETI             |                                       | Interrupt Return   | PC ← STACK   | 1                      | 4       |
| CPSE             | Rd,Rr                                 | Compare, Skip if Equal   | if $(Rd = Rr) PC \leftarrow PC + 2 \text{ or } 3$  | None                   | 1/2     |
| CP               | Rd,Rr                                 | Compare  | Rd – Rr  | Z, N,V,C,H             | 1       |
| CPC              | Rd,Rr                                 | Compare with Carry   | Rd – Rr – C  | Z, N,V,C,H             | 1       |
| CPI              | Rd,K                                  | Compare Register with Immediate  | Rd - K   | Z, N,V,C,H             | 1       |
| SBRC             | Rr, b                                 | Skip if Bit in Register Cleared  | if $(Rr(b)=0) PC \leftarrow PC + 2 \text{ or } 3$  | None                   | 1/2     |
| SBRS             |                                       | Skip if Bit in Register Cleared Skip if Bit in Register is Set   | if $(Rr(b)=0) PC \leftarrow PC + 2 \text{ or } 3$<br>if $(Rr(b)=1) PC \leftarrow PC + 2 \text{ or } 3$ | None                   | 1/2     |
|                  | Rr, b                                 | <del>                                     </del>   | if $(P(b)=0)$ PC $\leftarrow$ PC + 2 or 3  |                        |         |
| SBIC             | P, b                                  | Skip if Bit in I/O Register Cleared  | 1 1 1 1  | None                   | 1/2     |
| SBIS             | P, b                                  | Skip if Bit in I/O Register is Set   | if $(R(b)=1)$ PC $\leftarrow$ PC + 2 or 3  | None                   | 1/2     |
| BRBS             | s, k                                  | Branch if Status Flag Set  | if (SREG(s) = 1) then PC←PC + k + 1  | None                   | 1/2     |
| BRBC             | s, k                                  | Branch if Status Flag Cleared  | if (SREG(s) = 0) then PC←PC + k + 1  | None                   | 1/2     |
| BREQ             | k                                     | Branch if Equal  | if (Z = 1) then PC ← PC + k + 1  | None                   | 1/2     |
| BRNE             | k                                     | Branch if Not Equal  | if $(Z = 0)$ then $PC \leftarrow PC + k + 1$   | None                   | 1/2     |
| BRCS             | k                                     | Branch if Carry Set  | if (C = 1) then PC $\leftarrow$ PC + k + 1   | None                   | 1/2     |
| BRCC             | k                                     | Branch if Carry Cleared  | if (C = 0) then PC $\leftarrow$ PC + k + 1   | None                   | 1/2     |
| BRSH             | k                                     | Branch if Same or Higher   | if (C = 0) then PC $\leftarrow$ PC + k + 1   | None                   | 1/2     |
| BRLO             | k                                     | Branch if Lower  | if (C = 1) then PC $\leftarrow$ PC + k + 1   | None                   | 1/2     |
| BRMI             | k                                     | Branch if Minus  | if (N = 1) then PC ← PC + k + 1  | None                   | 1/2     |
| BRPL             | k                                     | Branch if Plus   | if (N = 0) then PC $\leftarrow$ PC + k + 1   | None                   | 1/2     |
| BRGE             | k                                     | Branch if Greater or Equal, Signed   | if (N $\oplus$ V= 0) then PC $\leftarrow$ PC + k + 1   | None                   | 1/2     |
| BRLT             | k                                     | Branch if Less Than Zero, Signed   | if (N $\oplus$ V= 1) then PC $\leftarrow$ PC + k + 1   | None                   | 1/2     |
| BRHS             | k                                     | Branch if Half Carry Flag Set  | if (H = 1) then PC $\leftarrow$ PC + k + 1   | None                   | 1/2     |
| BRHC             | k                                     | Branch if Half Carry Flag Cleared  | if (H = 0) then PC $\leftarrow$ PC + k + 1   | None                   | 1/2     |
| BRTS             | k                                     | Branch if T Flag Set   | if (T = 1) then PC $\leftarrow$ PC + k + 1   | None                   | 1/2     |
| BRTC             | k                                     | Branch if T Flag Cleared   | if (T = 0) then PC $\leftarrow$ PC + k + 1   | None                   | 1/2     |
| BRVS             | k                                     | Branch if Overflow Flag is Set   | if (V = 1) then PC $\leftarrow$ PC + k + 1   | None                   | 1/2     |
| BRVC             | k                                     | Branch if Overflow Flag is Cleared   | if (V = 0) then PC ← PC + k + 1  | None                   | 1/2     |
| BRIE             | k                                     | Branch if Interrupt Enabled  | if (I = 1) then PC ← PC + k + 1  | None                   | 1/2     |
| BRID             | k                                     | Branch if Interrupt Disabled   | if (I = 0) then PC $\leftarrow$ PC + k + 1   | None                   | 1/2     |
| סוגום            | N                                     | Pranon ii intorrupt Pibabicu   | (. = 0) (  | 140116                 | 1/2     |





| MOV   | Mnemonics       | Operands                              | Description                           | Operation                                  | Flags | #Clocks |
|---|-----------------|---------------------------------------|---------------------------------------|--|-------|---------|
| Mode   Mode Between Registers   Rd - RT   None   1  | DATA TRANSFER   | INSTRUCTIONS                          |                                       |  |       | L       |
| DE   Rd , K   Load Indirect and Post-Inc.   Rd - K    None   2  |                 |                                       | Move Between Registers                | Rd ← Rr                                    | None  | 1       |
| LD         Rd, X         Load Indirect and Post-Inc.         Rd − (X)         None         2           LD         Rd, X         Load Indirect and Pre-Dec.         X − X − 1, Rd − (X)         None         2           LD         Rd, Y         Load Indirect and Pre-Dec.         X − X − 1, Rd − (X)         None         2           LD         Rd, Y         Load Indirect and Post-Inc.         Rd − (Y)         None         2           LD         Rd, Y         Load Indirect and Pre-Dec.         X − Y − 1, Rd − (Y)         None         2           LD         Rd, Y         Load Indirect and Post-Inc.         Rd − (Y) Y − Y + 1         None         2           LD         Rd, Zd         Load Indirect and Post-Inc.         Rd − (Z), Z − Z + 1         None         2           LD         Rd, Zd         Load Indirect and Post-Inc.         Rd − (Z), Z − Z + 1         None         2           LD         Rd, Zd         Load Indirect and Post-Inc.         Rd − (Z), Z − Z + 1         None         2           LDS         Rd, Xd         Load Indirect and Post-Inc.         Rd − (Z), Z − Z + 1         None         2           LD         Rd, Zd         Load Indirect and Post-Inc.         Rd − (X)         None         2           ST         <   | LDI             | Rd. K                                 |                                       |  | None  | 1       |
| LD         Rd, ±         Load Indirect and Pre-Disc.         Rd − (X), X = X + 1, Rd − (X)         None         2           LD         Rd, Y         Load Indirect and Pre-Disc.         X − X − 1, Rd − (X)         None         2           LD         Rd, Y         Load Indirect and Pre-Disc.         Rd − (Y)         None         2           LD         Rd, Y         Load Indirect and Pre-Disc.         Y − Y − 1, Rd − (Y)         None         2           LD         Rd, Y         Load Indirect and Pre-Disc.         None         2         None         2           LD         Rd, Y         Load Indirect and Pre-Disc.         Rd − (Z) = Z − Z + 1         None         2           LD         Rd, Z         Load Indirect and Pre-Disc.         Rd − (Z) = Z − Z + 1         None         2           LD         Rd, Z         Load Indirect with Displacement         Rd − (Z) = Z − Z + 1         None         2           LDS         Rd, Z         Load Indirect with Displacement         Rd − (Z) = Z − Z + 1         None         2           LDS         Rd, Z         Load Indirect with Displacement         Rd − (Z) = Z − Z + 1         None         2           ST         X, R         Slore Indirect with Displacement         Rd − Z − Z + 1         None         2 </td <td></td> <td>· · · · · · · · · · · · · · · · · · ·</td> <td></td> <td></td> <td></td> <td>2</td>  |                 | · · · · · · · · · · · · · · · · · · · |                                       |  |       | 2       |
| LO  |                 | · · · · · · · · · · · · · · · · · · · |                                       |  |       |         |
| LD  |                 | <del></del>                           |                                       |  |       |         |
| LD         Rd. Y+         Load Indirect and Pre-Dec.         Y - Y - 1, Rd − (Y)         None         2           LD         Rd. Yq         Load Indirect with Displacement         Rd - (Y + q)         None         2           LD         Rd. Yq         Load Indirect with Displacement         Rd - (Z)         None         2           LD         Rd. Z         Load Indirect and Pre-Disc.         Rd - (Z)         None         2           LD         Rd. Z         Load Indirect and Pre-Disc.         Rd - (Z)         None         2           LD         Rd. Z         Load Indirect and Pre-Disc.         Rd - (Z)         None         2           LDS         Rd. X         Load Indirect and Pre-Disc.         Rd - (Z)         None         2           LDS         Rd. X         Load Indirect and Pre-Disc.         RG - (Z)         None         2           ST         X, R         Store Indirect and Pre-Disc.         X, X, X + 1         None         2           ST         X, R         Store Indirect and Pre-Disc.         X, X, X + 1         None         2           ST         Y, R         Store Indirect and Pre-Disc.         X, X, X + 1         None         2           ST         Y, R         Store Indirect and Pre-Disc.<  |                 | · · · · · · · · · · · · · · · · · · · |                                       | , , ,                                      |       |         |
| LD         Rd, Yq         Load Indirect and Pro-Dec.         Y + Y − 1, Rd − (Y)         None         2           LD         Rd, Yq         Load Indirect with Displacement         Rd − (Z)         None         2           LD         Rd, Z         Load Indirect and Post-Roc.         Rd − (Z)         None         2           LD         Rd, Z+         Load Indirect and Pro-Dec.         Z − Z − 1, Rd − (Z)         None         2           LD         Rd, Z+         Load Indirect and Pro-Dec.         Z − Z − 1, Rd − (Z)         None         2           LDS         Rd, k         Load Indirect with Displacement         Rd − (E)         None         2           ST         X, Rr         Store Indirect         (X) − Rr         None         2           ST         X, Rr         Store Indirect and Pro-Dec.         X − X + X + 1, (X) − Rr         None         2           ST         X, Rr         Store Indirect and Pro-Dec.         X − X + X + 1, (X) − Rr         None         2           ST         X, Rr         Store Indirect and Pro-Dec.         X − X + 1, (X) − Rr         None         2           ST         X, Rr         Store Indirect and Pro-Dec.         X + X + 1, (X) − Rr         None         2           ST         X, Rr   |                 | <del></del>                           |                                       |  |       |         |
| LDD   |                 | <del></del>                           |                                       |  |       |         |
| LD         Rd, Z+         Load Indirect and Post-Inc.         Rd - ⟨Z⟩, Z - Z + 1         None         2           LD         Rd, Z-2         Load Indirect and Pro-Dec.         Z - Z - Z + 1, Rd - ⟨Z⟩         None         2           LDD         Rd, Z-2         Load Indirect with Displacement         Rd - (Z + q)         None         2           LDS         Rd, k         Load Direct from SRAM         Rd - (Z + q)         None         2           ST         X, R         Store Indirect         (Q + Rr         None         2           ST         X, R         Store Indirect and Pro-Dec.         X - X + X + 1, (Q) - Rr         None         2           ST         X, R         Store Indirect and Pro-Dec.         X - X + X + 1, (Q - Rr         None         2           ST         Y, R         Store Indirect and Pro-Dec.         X - X + X + 1, (Q - Rr         None         2           ST         Y, R         Store Indirect with Displacement         (Y + Q - Rr         None         2           ST         Y, R, R         Store Indirect with Displacement         (Y + Q - Rr         None         2           ST         Z, R, R         Store Indirect with Displacement         (Y + Y + 1, Y -  |                 | · · · · · · · · · · · · · · · · · · · |                                       |  |       |         |
| LD  |                 |                                       |                                       | \    |       |         |
| LD         Rd. 2-4         Load Indirect and Pre-Dec.         Z + Z + 1, Rd + (Z + q)         None         2           LDS         Rd. k         Load Oirect from SRAMI         Rd - (C + q)         None         2           ST         X, Rr         Store Indirect and Pos-Beline.         (Q + Rr         None         2           ST         X+, Rr         Store Indirect and Pos-Dec.         X+, X+1, (X) + Rr         None         2           ST         X+, Rr         Store Indirect and Pos-Inc.         (Q) + Rr, X + X + 1         None         2           ST         X+, Rr         Store Indirect and Pos-Inc.         (Y) + Rr         None         2           ST         Y+, Rr         Store Indirect and Pos-Inc.         (Y) + Rr         None         2           ST         Y+, Rr         Store Indirect and Pos-Inc.         (Y) + Rr         None         2           ST         Y+, Rr         Store Indirect with Displacement         (Y + Q) + Rr         None         2           ST         Z+, Rr         Store Indirect and Pos-Inc.         (Z) + Rr         None         2           ST         Z+, Rr         Store Indirect and Pos-Inc.         (Z) + Rr         None         2           ST         Z+, Rr         Store In  |                 | · · · · · · · · · · · · · · · · · · · |                                       |  |       |         |
| LDD         Rd, k         Load Indirect with Displacement         Rd - (k)         None         2           LDS         Rd, k         Load Direct from SRAM         Rd - (k)         None         .2           ST         X, Rr         Store Indirect         (X) + Rr         None         .2           ST         X, Rr         Store Indirect and Pre-Dec.         X + X + 1 (X) + Rr         None         .2           ST         Y, Rr         Store Indirect and Pre-Dec.         X + X + 1 (X) + Rr         None         .2           ST         Y, Rr         Store Indirect and Pre-Dec.         Y + X + 1 (Y) + Rr         None         .2           ST         Y, Rr         Store Indirect and Pre-Dec.         Y + Y + 1 (Y) + Rr         None         .2           ST         Y, Rr         Store Indirect and Pre-Dec.         Y + Y + 1 (Y) + Rr         None         .2           ST         Y, Rr         Store Indirect with Displacement         (Y + Y + 1 (Y) + Rr         None         .2           ST         Z, Rr         Store Indirect with Displacement         (Y + Y + 1 (Y) + Rr         None         .2           ST         Z, Rr         Store Indirect with Displacement         (Z + Rr         None         .2           ST         Z, R   |                 | ·                                     |                                       | . , ,                                      |       |         |
| ST  |                 | · · · · · · · · · · · · · · · · · · · |                                       |  |       |         |
| ST         X, Rr         Store Indirect and Post-Inc.         (X) + Rr         None         2           ST         X, 8, Rr         Store Indirect and Post-Inc.         (X) + Rr, X + X + 1         None         2           ST         Y, Rr         Store Indirect and Pre-Dec.         X + X + 1, (X) + Rr         None         2           ST         Y, Rr         Store Indirect and Pre-Dec.         Y + Y + 1, (Y) + Rr         None         2           ST         Y, Rr         Store Indirect and Pre-Dec.         Y + Y + 1, (Y) + Rr         None         2           ST         Y, Rr         Store Indirect and Pre-Dec.         Y + Y + 1, (Y) + Rr         None         2           STD         Y-9, Rr         Store Indirect with Displacement         (Y + Q) - Rr         None         2           ST         Z, Rr         Store Indirect and Pre-Dec.         Z + Z + 1, Z + Z + 1         None         2           ST         Z, Rr         Store Indirect and Pre-Dec.         Z + Z + 1, Z + Rr         None         2           ST         Z, Rr         Store Indirect and Pre-Dec.         Z + Z + 1, Z + Rr         None         2           ST         Z, Rr         Store Indirect and Pre-Dec.         Z + Z + 1, Z + Rr         None         2           <   |                 | <del>' '</del>                        |                                       |  |       |         |
| ST         X+, Rr         Store Indirect and Pes-Inc.         (X) = Rr, X = X + 1         None         2           ST         -X, Rr         Store Indirect         (Y) = Rr         None         2           ST         Y+, Rr         Store Indirect         (Y) = Rr, Y = Y + 1         None         2           ST         Y+, Rr         Store Indirect and Post-Inc.         (Y) = Rr, Y = Y + 1         None         2           ST         -Y+, Rr         Store Indirect and Post-Inc.         (Y+q)= Rr         None         2           ST         -Y+, Rr         Store Indirect and Post-Inc.         (Y+q)= Rr         None         2           ST         2, Rr         Store Indirect and Post-Inc.         (Z)= Rr         None         2           ST         2, Rr         Store Indirect and Post-Inc.         (Z)= Rr         None         2           ST         2, Rr         Store Indirect and Post-Inc.         (Z)= Rr         None         2           ST         2, Rr         Store Indirect and Post-Inc.         (Z)= Rr         None         2           ST         2, Rr         Store Indirect and Post-Inc.         (Z)= Rr         None         2           ST         2, Rr         Store Indirect         RA   |                 | ·                                     |                                       | ,,   |       |         |
| ST         →, Rr         Store Indirect and Pre-Dec.         X ← X − 1, (X) ← Rr         None         2           ST         Y+, Rr         Store Indirect and Pre-Dec.         (Y) − Rr         None         2           ST         Y+, Rr         Store Indirect and Pre-Dec.         (Y − Y+1, (Y) + Rr         None         2           ST         Y+, Rr         Store Indirect with Displacement         (Y + Y+1, (Y) + Rr         None         2           ST         Z, Rr         Store Indirect with Displacement         (Y + Q) + Rr         None         2           ST         Z, Rr         Store Indirect and Pre-Dec.         (Z) + Rr         None         2           ST         Z, Rr         Store Indirect and Pre-Dec.         Z + Z - 1, (Z) + Rr         None         2           ST         Z, Rr         Store Indirect and Pre-Dec.         Z + Z - 1, (Z) + Rr         None         2           ST         Z, Rr         Store Indirect and Pre-Dec.         Z + Z - 1, (Z) + Rr         None         2           ST         Z, Rr         Store Indirect and Pre-Dec.         Z + Z - 1, (Z) + Rr         None         2           ST         Z, Rr         Store Indirect and Pre-Dec.         Z + Z - 1, (Z) + Rr         None         2           ST </td <td></td> <td>· '</td> <td></td> <td></td> <td></td> <td></td>  |                 | · '                                   |                                       |  |       |         |
| ST         Y, Rr         Store Indirect and Post-Inc.         (Y) = Rr, Y = Y+1         None         2           ST         Y+, Rr         Store Indirect and Post-Inc.         (Y) = Rr, Y = Y+1         None         2           STD         Y+Q, Rr         Store Indirect with Displacement         (Y + Q) = Rr         None         2           ST         Z, Rr         Store Indirect and Post-Inc.         (Z) = Rr         None         2           ST         Z+, Rr         Store Indirect and Post-Inc.         (Z) = Rr, Z + Z + 1         None         2           ST         Z+, Rr         Store Indirect and Pre-Dec.         Z + Z + 1, (Z) = Rr         None         2           STD         Z+, Rr         Store Indirect with Displacement         (Z + Q) = Rr         None         2           STD         Z+, QR         Store Indirect with Displacement         (Z + Q) = Rr         None         2           STS         K, Rr         Store Indirect with Displacement         (Z + Q) = Rr         None         2           STS         K, Rr         Store Indirect with Displacement         (Z + Rr)         None         2           STD         V (R)         R Rr         None         2         None         2           STD   |                 |                                       |                                       |  |       |         |
| ST         Y+, Rr         Store Indirect and Pest-Inc.         (Y) = Rr, Y = V+1         None         2           ST         Y+, Rr         Store Indirect and Pre-Dec.         Y + Y+, If, Y+ = Rr         None         2           STD         Y+, Rr         Store Indirect and Prest-Inc.         (Z) = Rr.         None         2           ST         Z, Rr         Store Indirect and Prest-Inc.         (Z) = Rr. Z = Z+1         None         2           ST         Z, Rr         Store Indirect and Prest-Dec.         Z - Z+1, (Z) = Rr         None         2           ST         Z, Rr         Store Indirect with Displacement         (Z+q) = Rr         None         2           STS         k, Rr         Store Direct to SRAM         (B) = Rr         None         2           STS         k, Rr         Store Direct to SRAM         (B) = Rr         None         2           STS         k, Rr         Store Direct to SRAM         (B) = Rr         None         2           STS         k, Rr         Store Direct to SRAM         (B) = Rr         None         2           STS         k, Rr         Store Direct to SRAM         (B) = Rr         None         2           STS         k, Rr         Rr         None   |                 |                                       |                                       |  |       |         |
| ST         -Y, Rr         Store Indirect and Pre-Dec.         Y + Y - Y - Y, Y - Rr         None         2           STD         X+q, Rr         Store Indirect         (2) − Rr         None         2           ST         Z, Rr         Store Indirect         (2) − Rr         None         2           ST         Z+, Rr         Store Indirect and Pre-Dec.         (2) − Rr         None         2           ST         Z+, Rr         Store Indirect and Pre-Dec.         Z + Z - 1, (Z) − Rr         None         2           STD         Z+, Rr         Store Indirect and Pre-Dec.         Z + Z - 1, (Z) − Rr         None         2           STD         Z+, Rr         Store Indirect and Pre-Dec.         Z + Z - 1, (Z) − Rr         None         2           STD         Z+, Rr         Store Indirect and Pre-Dec.         Z + Z - 1, (Z) − Rr         None         2           STD         Z+, Rr         Store Indirect and Pre-Dec.         Z + Z - 1, (Z) − Rr         None         2           STD         Z+, Rr         Store Indirect and Pre-Dec.         X + Z - 1, (Z) − Rr         None         2           STD         Z+, Rr         Store Indirect and Pre-Dec.         X + Z - 1, (Z) − Rr         None         2           STD         Z+,  |                 |                                       |                                       |  |       |         |
| STD         V+q,Rr         Store Indirect         (V+q) ∈ Rr         None         2           ST         Z, Rr         Store Indirect         (Z) ∈ Rr         None         2           ST         Z+, Rr         Store Indirect and Pre-Dec.         Z ∈ Z − 1, (Z) ∈ Rr         None         2           ST         Z+, Rr         Store Indirect and Pre-Dec.         Z ∈ Z − 1, (Z) ∈ Rr         None         2           STD         Z+q, Rr         Store Indirect and Pre-Dec.         Z ∈ Z − 1, (Z) ∈ Rr         None         2           STS         k, Rr         Store Direct to SRAM         (l) ← Rr         None         2           STS         k, Rr         Store Direct to SRAM         (l) ← Rr         None         2           STS         k, Rr         Store Direct to SRAM         (l) ← Rr         None         2           STS         k, Rr         Store Direct to SRAM         (l) ← Rr         None         2           STS         k, Rr         Store Direct to SRAM         (l) ← Rr         None         2           STS         k, Rr         Pub Register on Stack         STACK ← Rr         None         1           STS         k, Rr         Pubs Register ton Stack         STACK ← Rr         None   |                 |                                       |                                       |  |       |         |
| ST         Z, Rr         Store Indirect         (2) ∈ Rr         None         2           ST         Z+, Rr         Store Indirect and Pre-Dec.         Z+, Z+, Z+         None         2           STD         Z+, Rr         Store Indirect with Displacement         (Z+, Z+, Z+) ∈ Rr         None         2           STD         Z+, Q+, Rr         Store Indirect with Displacement         (Z+, Z+, Z+) ∈ Rr         None         2           STS         k, Rr         Store Indirect with Displacement         (Z+, Z+, Z+) ∈ Rr         None         2           STM         k, Rr         Store Indirect with Displacement         (Z+, Z+, Z+) ∈ Rr         None         2           LPM         Load Program Memory         Rr         None         2         None         3           IN         R, Rr         In Port         Rc         P ← P         None         1           PUSH         Rr         Push Register on Stack         STACK ← Rr         None         2           BIT AND BIT-TEST INSTRUCTIONS         S         SEI it in I/O Register         I/O(P,b) ← 1         None         2           SBI         P, b         Clear Bit in I/O Register         I/O(P,b) ← 0         None         2           LSL         Rd   |                 | ·                                     |                                       |  |       |         |
| ST         Z+, Rr         Store Indirect and Post-Inc.         (Z) = Rr, Z = Z + 1         None         2           ST         -Z, Rr         Store Indirect and Post-Inc.         (Z) = Rr         None         2           STD         Z+q,Rr         Store Indirect with Displacement         (Z + q) = Rr         None         2           STS         K, Rr         Store Direct to SRAM         (K) = Rr         None         2           LFM         Load Program Memory         RO = (Z)         None         2           LFM         Load Program Memory         RO = (Z)         None         3           IN         Rq. P         In Port         Rd = P         None         1           OUT         P, Rr         Out Port         P = Rr         None         1           PUSH         Rr         Push Register on Stack         STACK = Rr         None         2           POP         Rd         Pop Register from Stack         Rd = STACK         None         2           BIT AND BIT-TEST INSTRUCTIONS         STBUB         P pb         Clear Bit in I/O Register         I/O(P,b) = 1         None         2           SBI         P,b         Clear Bit in I/O Register         I/O(P,b) = 0         None         2  |                 |                                       |                                       |  | None  |         |
| STD         -Z, Rr         Store Indirect and Pre-Dec.         Z + -1, (Z) − Rr         None         2           STD         Z+q,Rr         Store Indirect with Displacement         (Z + q) − Rr         None         2           STS         k, Rr         Store Direct to SRAM         (k) − Rr         None         2           LPM         Load Program Memory         R0 − (Z)         None         3           IN         R, P         In Port         Pc         None         1           OUT         P, Rr         Out Port         Pc         None         1           PUSH         Rr         Push Register on Stack         STACK − Rr         None         2           POP         Rd         Pop Register from Stack         Rd → STACK         None         2           BIT AND BIT-TEST INSTRUCTIONS         2         BIT AND BIT-TEST INSTRUCTIONS         None         2           SBI         P.b         Set Bit in I/O Register         I/O(P,b) − 1         None         2           CBI         P,b         Clear Bit in U? Register         I/O(P,b) − 0         None         2           LSL         Rd         Logical Shift Right         Rd(m) + Rd(m+1), Rd(7) − 0         Z,C,N,V         1 <t< td=""><td></td><td>· '</td><td></td><td></td><td>None</td><td></td></t<>   |                 | · '                                   |                                       |  | None  |         |
| STD   | ST              | Z+, Rr                                | Store Indirect and Post-Inc.          | $(Z) \leftarrow Rr, Z \leftarrow Z + 1$    | None  | 2       |
| STS   | ST              |                                       | Store Indirect and Pre-Dec.           | $Z \leftarrow Z - 1$ , $(Z) \leftarrow Rr$ | None  | 2       |
| LPM   | STD             | Z+q,Rr                                | Store Indirect with Displacement      | $(Z + q) \leftarrow Rr$                    | None  | 2       |
| None   None | STS             | k, Rr                                 | Store Direct to SRAM                  | (k) ← Rr                                   | None  | 2       |
| DUT   | LPM             |                                       | Load Program Memory                   | $R0 \leftarrow (Z)$                        | None  | 3       |
| PUSH  | IN              | Rd, P                                 | In Port                               | $Rd \leftarrow P$                          | None  | 1       |
| POP   Rd  | OUT             | P, Rr                                 | Out Port                              | P ← Rr                                     | None  | 1       |
| Pop   Rd  | PUSH            | Rr                                    | Push Register on Stack                | STACK ← Rr                                 | None  | 2       |
| Set   P,b   | POP             | Rd                                    |                                       |  | None  |         |
| Sel   | BIT AND BIT-TES | TINSTRUCTIONS                         |                                       | •  | •     | •       |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $   |                 | 1                                     | Set Bit in I/O Register               | I/O(P.b) ← 1                               | None  | 2       |
| LSL         Rd         Logical Shift Left         Rd(n+1) ← Rd(n), Rd(0) ← 0         Z,C,N,V         1           LSR         Rd         Logical Shift Right         Rd(n) ← Rd(n+1), Rd(7) ← 0         Z,C,N,V         1           ROL         Rd         Rotate Left Through Carry         Rd(0) ← C,Rd(n+1), Rd(n), ← Rd(n), ← Rd(n), ← Rd(n), ← Rd(n), ← Rd(n+1), C← Rd(0)         Z,C,N,V         1           ROR         Rd         Rotate Right Through Carry         Rd(7), ← Rd(n+1), Rd(n+1), C← Rd(0)         Z,C,N,V         1           ASR         Rd         Arithmetic Shift Right         Rd(n), ← Rd(n+1), n=0.6         Z,C,N,V         1           ASR         Rd         Arithmetic Shift Right         Rd(n), ← Rd(n+1), n=0.6         Z,C,N,V         1           ASR         Rd         Arithmetic Shift Right         Rd(n), ← Rd(n+1), n=0.6         Z,C,N,V         1           ASR         Rd         Arithmetic Shift Right         Rd(n), ← Rd(n+1), n=0.6         Z,C,N,V         1           ASR         Rd         Arithmetic Shift Right         Rd(n), ← Rd(n+1), n=0.6         Z,C,N,V         1           ASR         Rd         Arithmetic Shift Right         Rd(n), ← Rd(n+1), n=0.6         X,C,N,V         1           BSET         S         Flag Set         SREG(s)         1 </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>  |                 |                                       |                                       |  |       |         |
| LSR         Rd         Logical Shift Right         Rd(n) ← Rd(n+1), Rd(n) ← 0         Z,C,N,V         1           ROL         Rd         Rotate Left Through Carry         Rd(0) ← C,Rd(n+1)← Rd(n), C,−Rd(0)         Z,C,N,V         1           ROR         Rd         Rotate Right Through Carry         Rd(r), ← Rd(n+1), n=0.6         Z,C,N,V         1           ASR         Rd         Arithmetic Shift Right         Rd(3,)+Rd(7,.4), ⊢Rd(3,)         None         1           SWAP         Rd         Swap Nibbles         Rd(3,)+Rd(7,.4), ⊢Rd(3,)         None         1           SWAP         Rd         Swap Nibbles         Rd(3,)+Rd(7,.4), ⊢Rd(3,)         None         1           BSET         S         Flag Set         SREG(s) ← 1         SREG(s)         1           BCLR         s         Flag Clear         SREG(s) ← 0         SREG(s)         1           BST         R, r, b         Bit Store from Register to T         T ← R(r(b) ← T         None         1           BLD         Rd, b         Bit Ibad from T to Register         Rd(b) ← T         None         1           SEC         Set Carry         C ← 1         C ← 1         C ← 1         C ← 1         C ← 1         C ← 1         C ← 1         C ← 1   |                 | · '                                   |                                       |  |       |         |
| ROL         Rd         Rotate Left Through Carry         Rd(0)—C,Rd(n+1)—Rd(n),C-Rd(7)         Z,C,N,V         1           ROR         Rd         Rotate Right Through Carry         Rd(7)—C,Rd(n)—Rd(n+1),C-Rd(0)         Z,C,N,V         1           ASR         Rd         Arithmetic Shift Right         Rd(n)—Rd(n+1),D-Rd(n)—Rd(n+1),C-Rd(0)         Z,C,N,V         1           SWAP         Rd         Swap Nibbles         Rd(3.0)—Rd(7.4),Rd(7.4),Rd(3.0)         None         1           BSET         S         Flag Set         SREG(s) ← 1         SREG(s)         1           BSET         S         Flag Set         SREG(s) ← 0         SREG(s)         1           BSCLR         S         Flag Clear         SREG(s) ← 0         SREG(s)         1           BST         R7, b         Bit Store from Register to T         T ← R(b)         T         T         1           BST         R7, b         Bit load from T to Register         Rd(b) ← T         None         1         1         1           BCC         Set Carry         C ← 0         C         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1  |                 |                                       | <del> </del>                          |  |       |         |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  |                 |                                       | 0 0                                   |  |       |         |
| ASR Rd Arithmetic Shift Right Rd(n) ← Rd(n+1), n=06 Z,C,N,V 1 SWAP Rd Swap Nibbles Rd(30)←Rd(74),Rd(74)←Rd(30) None 1 BSET S Flag Set SREG(s) ← 1 SREG(s) 1 BCLR S Flag Clear SREG(s) ← 0 SREG(s) 1 BST Rr, b Bit Store from Register to T T ← Rr(b) T 1 BLD Rd, b Bit load from T to Register Rd(b) ← T None 1 SEC Set Carry C ← 1 C 1 CLC Clear Carry C ← 0 C 1 CLC Clear Carry C ← 0 C 1 SEN Set Negative Flag N ← 1 SEZ Set Xer Flag Z ← 1 CLZ Clear Set Zero Flag Z ← 1 CLZ Clear Grosphale I ← 1 CLZ Clear Grosphale I ← 1 CLI Global Interrupt Disable I ← 0 LI Global Interrupt Disable I ← 0 LCL CLC Clear Set Signed Test Flag S ← 1 SES Set Signed Test Flag S ← 0 Set Signed Test Flag S ← 1 SEX Set Tin SREG T ← 1 Set Half Carry Flag in SREG H ← 0 N 1 SEE Set Half Carry Flag in SREG H ← 0 None 1 SEE Set Flaft Clear Flag S ← 0 N ← 1 SEE Set Half Carry Flag SREG H ← 0 N 1 SEE SET Set Half Carry Flag SREG H ← 0 N 1 SEE SET Set Half Carry Flag in SREG H ← 0 N 1 SEE SET Set Half Carry Flag in SREG H ← 0 None 1 None 3   |                 |                                       | · · · · · · · · · · · · · · · · · · · |  |       |         |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  |                 |                                       | <del>-</del>                          |  |       |         |
| BSET         s         Flag Set         SREG(s) ←1         SREG(s)         1           BCLR         s         Flag Clear         SREG(s) ←0         SREG(s)         1           BST         Rr, b         Bit Store from Register to T         T ← Rr(b)         T         1           BLD         Rd, b         Bit load from T to Register         Rd(b) ← T         None         1           SEC         Set Carry         C ← 1         C         1           CLC         Clear Carry         C ← 0         C         1           SEN         Set Negative Flag         N ← 0         N         1           SEN         Set Negative Flag         N ← 0         N         1           SEZ         Set Zero Flag         Z ← 1         Z         1           SEZ         Set Zero Flag         Z ← 0         Z         1           SEI         Global Interrupt Enable         I ← 1         1         1           CLI         Global Interrupt Disable         I ← 0         I         1           SES         Set Signed Test Flag         S ← 1         S         1           CLS         Clear Signed Test Flag         S ← 0         S         1  |                 |                                       |                                       |  |       |         |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  |                 |                                       |                                       |  |       |         |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$   |                 |                                       |                                       |  |       |         |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$   |                 |                                       | 3                                     | . ,  |       |         |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$   |                 |                                       | ·                                     |  |       |         |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  |                 | Ka, b                                 | Š                                     | 2 4  |       |         |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$   |                 |                                       |                                       |  |       |         |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  |                 |                                       | ,                                     |  |       | _       |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$   |                 | -                                     |                                       |  |       |         |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  |                 |                                       |                                       |  |       |         |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  |                 |                                       | ř                                     |  |       |         |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  |                 |                                       |                                       |  | Z     | 1       |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$   |                 |                                       |                                       |  | 1     | 1       |
| CLS       Clear Signed Test Flag $S \leftarrow 0$ $S$ $1$ SEV       Set Twos Complement Overflow $V \leftarrow 1$ $V$ $1$ CLV       Clear Twos Complement Overflow $V \leftarrow 0$ $V$ $1$ SET       Set T in SREG $T \leftarrow 1$ $T$ $1$ CLT       Clear T in SREG $T \leftarrow 0$ $T$ $1$ SEH       Set Half Carry Flag in SREG $H \leftarrow 1$ $H$ $1$ CLH       Clear Half Carry Flag in SREG $H \leftarrow 0$ $H$ $1$ NOP       No Operation       None $1$ SLEEP       Sleep       (see specific descr. for Sleep function)       None $3$   |                 |                                       |                                       |  | 1     |         |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  | SES             |                                       | Set Signed Test Flag                  | S ← 1                                      | S     | 1       |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  | CLS             |                                       | Clear Signed Test Flag                | S ← 0                                      |       | 1       |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  | SEV             |                                       | Set Twos Complement Overflow          | V ← 1                                      | V     | 1       |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  | CLV             |                                       | Clear Twos Complement Overflow        | V ← 0                                      | V     | 1       |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  |                 |                                       | · · · · · · · · · · · · · · · · · · · |  | Т     | 1       |
| SEHSet Half Carry Flag in SREG $H \leftarrow 1$ $H$ $1$ CLHClear Half Carry Flag in SREG $H \leftarrow 0$ $H$ $1$ NOPNo OperationNone $1$ SLEEPSleep(see specific descr. for Sleep function)None $3$  |                 |                                       |                                       |  |       |         |
| CLH         Clear Half Carry Flag in SREG         H ← 0         H         1           NOP         No Operation         None         1           SLEEP         Sleep         (see specific descr. for Sleep function)         None         3   |                 |                                       |                                       |  |       |         |
| NOP         No Operation         None         1           SLEEP         Sleep         (see specific descr. for Sleep function)         None         3   |                 |                                       |                                       |  |       |         |
| SLEEP Sleep (see specific descr. for Sleep function) None 3   |                 | 1                                     | , ,                                   |  |       |         |
|   |                 |                                       |                                       | (see specific descr. for Sleen function)   |       |         |
|   | WDR             | 1                                     | Watchdog Reset                        | (see specific descr. for WDR/timer)        | None  | 1       |