捷多邦,专业PCB打样工厂,24小时加急出货

CD4094B Types

EXAS INSTRUMENTS

Data sheet acquired from Harris Semiconductor SCHS063

CMOS 8-Stage Shift-and-Store **Bus Register**

High-Voltage Types (20-Volt Rating)

CD4094B is an 8-stage serial shift register having a storage latch associated with each stage for strobing data from the serial input to parallel buffered 3-state outputs. The parallel outputs may be connected directly to common bus lines. Data is shifted on positive clock transitions. The data in each shift register stage is transferred to the storage register when the STROBE input is high. Data in the storage register appears at the outputs whenever the OUTPUT-ENABLE signal is high.

Two serial outputs are available for cascading a number of CD4094B devices. Data is available at the QS serial output terminal on positive clock edges to allow for high-speed operation in cascaded systems in which the clock rise time is fast. The same serial information, available at the Q'S terminal on the next negative clock edge, provides a means for cascading CD4094B devices when the clock rise time is slow.

The CD4094B types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic package (E suffix), and in chip form (H suffix).

dzsc.com

Features:


- 3-state parallel outputs for connection to common bus Separate serial outputs synchronous to both positive and negative clock edges for cascading
- Medium speed operation -- 5 MHz at 10 V (typ.)
- Standardized, symmetrical output characteristics
- = 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full package
- temperature range; 100 nA at 18 V and 25°C Noise margin (full package temperature range):
- Noise margin (1817 1 V at V_{DD} = 5 V 2 V 2.5 V at V_{DD} = 15 V 2 V at V_{DD} = 10 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices'

Applications:

- Serial-to-parallel data conversion
- Remote control holding register
- Dual-rank shift, hold, and bus applications

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)
Voltages referenced to VSS Terminal)0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS
DC INPUT CURRENT, ANY ONE INPUT
POWER DISSIPATION PER PACKAGE (PD):
For T _A = -55°C to +100°C
For T _A = +100°C to +125°CDerate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR T _A = FULL PACKAGE-T <mark>EMPERATU</mark> RE RANGE (All Package Types)
OPERATING-TEMPERATURE RANGE (T _A)
STORAGE TEMPERATURE RANGE (Tstg)
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max



DATA IN		
STROBE	┨┷┫╬╴╴┼╬┼	┼┮┈╲┼┛┆╴╶─━
OU TPUT		
INTERNAL		<u>↓ſ──↓</u> ſ⁺ <u>↓</u> _ſ~↓
INTERNAL Q7		
OUTPUT OT	STATE	
SERIAL OS		┽┧┎┽┪╵┢╼┓┍╴
A' '		
SERIAL SERIAL	╌┲╈╂╂╌╍┉╋╪╧┧	┛┇┖┛╏┡┽┛╶╚╍╴
		9205 25632

Fig. 3 – Timing diagram.




Fig. 1 - Terminal assignment.

TOP VIEW

10 - Q's

Qg

9205 25642

04

Vss

CD4094B Types

RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}C$, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHADACTEDICTIC	VDD	Lif	LIMITS		
CHARACTERISTIC	(V)	MIN.	MAX.	UNITS	
Supply-Voltage Range (For TA=Full Package-Temperature Range)		3	18	V	
	5	125	_		
Data Setup Time, ts	10	55	— ·	ns	
-	15	35	-	1	
	5	200			
Clock Pulse Width, tw	10	100	-	ns	
	15	83	-		
	5		1.25		
Clock Input Frequency, fcL	10	dc	2.5	MHz	
	15		3		
Clock Input Rise or Fall time,	5	1	15		
t _r CL, t _f CL;*	10 15		5 5	μs	
	5	200	-		
Strobe Pulse Width, tw	10	80	-	ns	
	15	70	- 1		

*If more than one unit is cascaded trCL (for Q_S only) should be made less than or equal to the sum of the fixed propagation delay at 50 pF and the transition time of the output driving stage for the estimated capacitive load.





Fig. 5 - Minimum output low (sink) current










Fig. 6 – Typical output high (source) current characteristics.





OC = Open Circuit

* At the positive clock edge information in the 7th shift register stage is transferred to the 8th register stage and the QS output.




Fig. 4 — Typical output low (sink) current characteristics.





Fig. 7 — Minimum output high (source) current characteristics.






3

CD4094B Types

STATIC ELECTRICAL CHARACTERISTICS

CHARACTER- CONDI			IS	LIMITS AT INDICATED TEMPERATURES (°C)						UNITS	
ISTIC	Vo (V)	VIN (V)	V _{DD} (V)	-55	-40	+85	+125	Min.	+25 Typ.	Max.	UNITS
Quiescent Device	-	0,5	5	5	5	150	150	-	0.04	5	
Current, IDD Max.	_	0,10	10	10	10	300	300	_	0.04	-10	
		0,15	15	20	20	600	600	-	0.04	20	μA
	-	0,20	20	100	100	3000	3000		0.08	100	1 :
Output Low (Sink) Current IOL Min.	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-	
	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	1
	1.5	0,15	15	4.2	4	2.8	2.4	34	6.8		
Output High (Source) Current, TOH Min.	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	mA
	2.5	0,5	5	-2	-1.8	-1.3	- 1.15	-1.6	- 3.2		
	9,5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6		1
TOH IIIII	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8		
Output Voltage:	: :::=	0,5	5		0	.05		-	0	0.05	
Low-Level,	· ·	0,10	10	0.05 - 0 0.0					0.05	i .	
VOL Max.	-	0,15	15	0.05					Ó	0.05	l v
Output Voltage:		0,5	5	4.95 4.95 5 -					-	•	
High-Level,	-	0,10	10	9.95 9.95 10 -							-
VOH Min.	-	0,15	15	14.95				14.95	15	-	
Input Low	0.5, 4.5		5	1.5 1.5				1.5			
Voltage,	1, 9	-	10	3 3					3		
VIL Max.	1.5,13.5	-	15	4					- 1	4	
Input High	0.5, 4.5	.—	5		:	3.5		3.5	-		v
Voltage,	1, 9	_	10		7			-7		<u> </u>	
VIH Min.	1.5,13.5	-	15	11				11 1	-	-	н н. П
Input Current I IN Max.		0,18	18	±0.1	±0.1	±1	±1	-	±10-5	±0.1	μΑ
3 State Output Leakage Current IOUT Max.	0,18	0,18	18	±0.4	±0.4	±12	±12		±10 ⁴	±0.4	μΑ






Fig. 11 – Strobe-to-parallel output propagation delay vs CL.




Fig. 12 – Output enable-to-parallel output propagation delay vs CL.






Fig. 13 - Typical transition time vs. load capacitance.




DYNAMIC ELECTRICAL CHARACTERISTICS


At $T_A=25^{\circ}C$; Input t_r , $t_f = 20 \text{ ns}$, $C_L = 50 \text{ pF}$, $R_L = 200 \text{ k}\Omega$

CHARACTERISTIC	VDD	LIMITS			UNITS	
	(V)	MIN. TYP.		MAX.		
Propagation Delay Time,			1			
tPHL, tPLH			200	000		
Clock to Social Output O	5	-	300	600 250		
Clock to Serial Output \mathbf{Q}_{S}	15		95	250 190	ns	
· · · · · · · · · · · · · · · · · · ·	5					
Clock to Serial Output O'S	10	-	230	460 220		
clock to serial output us	15	_	75	150	ាន	
	5		420	840		
Clock to Parallel Output	10	_	195	390	ns	
	15	_	135	270	113	
	5	<u> </u>	290	580		
Strobe to Parallel Output	10	-	145	290	ns	
	15	·	100	200		
Output Enable to Parallel	5	_	140	280		
Output:	10	-	60	120	ns	
^t PHZ ^{, t} PZH	15	-	45	90 `	· • • •	
	5	_	100	200		
^t PLZ ^{, t} PZL	10	-	50	100	ns	
	15	-	40	80		
Minimum Strobe Pulse	5	-	100	200		
Width, tw	10	-	. 40	80	ns	
	15	-	35	70		
Minimum Clock Pulse	5	-	100	200		
Width, tw	10	-	50	100	ns	
·····	15		40	83		
Minimum Data Setup	5	-	60	125		
Time, t _S	10	-	30	55	ns	
	15		20	35		
Transition Time:	5	-	100	200		
THL, TLH	10	- '	50	100	î ns	
	15	-	40	80		
Maximum Clock Input Rise	5 10	15 5	-	_	μs	
or Fall Time, t _r CL, t _f CL	15	5		_	μο	
Maximum Clock Input	5	1.25	2.5		-	
Frequency, fCL	10	2.5	5	-	MHz	
	15	3	6	-		
Input Capacitance CIN	_	_	5	7.5	pF	
(Any Input)			•		Pr.	



. الحي الح









Fig. 17 – Quiescent device current test circuit.



92C5-274418 Fig. 18 - Input voltage test circuit.





Fig. 19 - Input current test circuit.



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch) . 3

Dimensions and Pad Layout for CD4094B Chip.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated