INTEGRATED CIRCUITS CONTRACT







PCA9515

DESCRIPTION

The PCA9515 is a BiCMOS integrated circuit intended for application in I²C and SMBus systems.

While retaining all the operating modes and features of the I^2C system it permits extension of the I^2C -bus by buffering both the data (SDA) and the clock (SCL) lines, thus enabling two buses of 400 pF.

The I²C-bus capacitance limit of 400 pF restricts the number of devices and bus length. Using the PCA9515 enables the system designer to isolate two halves of a bus, thus more devices or longer length can be accommodated. It can also be used to run two buses, one at 5 V and the other at 3.3 V or a 400 kHz and 100 kHz bus, where the 100 kHz bus is isolated when 400 kHz operation of the other is required.

Two or more PCA9515s cannot be put in series. The PCA9515 design does not allow this configuration. Since there is no direction pin, slightly different "legal" low voltage levels are used to avoid lock-up conditions between the input and the output. A "regular low" applied at the input of a PCA9515 will be propagated as a "buffered low" with a slightly higher value. When this "buffered low" is applied to another PCA9515, PCA9516, or PCA9518 in series, the second PCA9515, PCA9516, or PCA9518 will not recognize it as a "regular low" and will not propagate it as a "buffered low" again. The PCA9511/9514 and PCA9512 cannot be used in series with the meelves since they use shifting instead of static offsets to avoid lock-up conditions.

FEATURES

- 2 channel, bi-directional buffer
- I²C-bus and SMBus compatible
- Active-HIGH repeater enable input
- Open-drain input/outputs
- Lock-up free operation
- Supports arbitration and clock stretching across the repeater
- Accommodates standard mode and fast mode I²C devices and multiple masters
- Powered-off high impedance I²C pins
- Operating supply voltage range of 3.0 V to 3.6 V
- 5.5 V tolerant I²C and enable pins
- 0 to 400 kHz clock frequency¹
- ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115, and 1000 V CDM per JESD22-C101.
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA.
- Package offerings: SO and TSSOP


ORDERING INFORMATION


PACKAGES	TEMPERATURE RANGE	ORDER CODE	TOPSIDE MARK	DRAWING NUMBER
8-pin plastic SO	–40 °C to +85 °C	PCA9515D	PCA9515	SOT96-1
8-pin plastic TSSOP	–40 °C to +85 °C	PCA9515DP	9515	SOT505-1

Standard packing quantities and other packaging data is available at www.philipslogic.com/packaging.



PIN CONFIGURATION





PIN DESCRIPTION

PIN	SYMBOL	FUNCTION
1	n.c.	No connection
2	SCL0	Serial clock bus 0
3	SDA0	Serial data bus 0
4	GND	Supply ground
5	EN	Active high repeater enable input
6	SDA1	Serial data bus 1
7	SCL1	Serial clock bus 1
8	V _{CC}	Supply power

PCA9515

I²C-bus repeater




Figure 2. PCA9515 block diagram

The output pull-down of each internal buffer is set for approximately 0.5 V, while the input threshold of each internal buffer is set about 0.07 V lower, when the output is internally driven LOW. This prevents a lock-up condition from occurring.

FUNCTIONAL DESCRIPTION

The PCA9515 BiCMOS integrated circuit contains two identical buffer circuits which enable I²C and similar bus systems to be extended without degradation of system performance. The PCA9515 BiCMOS integrated circuit contains two bi-directional, open drain buffers specifically designed to support the standard low-level-contention arbitration of the I²C-bus. Except during arbitration or clock stretching, the PCA9515 acts like a pair of non-inverting, open drain buffers, one for SDA and one for SCL.

Enable

The EN pin is active high with an internal pull up and allows the user to select when the repeater is active. This can be used to isolate a badly behaved slave on power up until after the system power up reset. It should never change state during an I^2C operation because disabling during a bus operation will hang the bus and enabling part way through a bus cycle could confuse the I^2C parts being enabled.

The enable pin should only change state when the global bus and the repeater port are in an idle state to prevent system failures.

I²C Systems

As with the standard l^2C system, pull-up resistors are required to provide the logic HIGH levels on the Buffered bus. (Standard open-collector configuration of the l^2C -bus). The size of these pull-up resistors depends on the system, but each side of the repeater must have a pull-up resistor. This part designed to work with standard mode and fast mode l^2C devices in addition to SMBus devices. Standard mode l^2C devices only specify 3 mA output drive, this limits the termination current to 3 mA in a generic l^2C system where standard mode devices and multiple masters are possible. Under certain conditions higher termination currents can be used. Please see Application Note AN255 " l^2C & SMBus Repeaters, Hubs and Expanders" for additional information on sizing resistors and precautions when using more than one PCA9515/PCA9516 in a system or using the PCA9515/16 in conjunction with the P82B96.

PCA9515

APPLICATION INFORMATION

A typical application is shown in Figure 3. In this example, the system master is running on a 3.3 V I²C-bus while the slave is connected to a 5 V bus. Both buses run at 100 kHz unless the slave bus is isolated and then the master bus can run at 400 kHz. Master devices can be placed on either bus.




Figure 3. Typical application

The PCA9515 is 5 V tolerant so it does not require any additional circuitry to translate between the different bus voltages.

When one side of the PCA9515 is pulled LOW by a device on the I²C-bus, a CMOS hysteresis type input detects the falling edge and causes an internal driver on the other side to turn on, thus causing the other side to also go LOW. The side driven LOW by the PCA9515 will typically be at $V_{OL} = 0.5$ V.

In order to illustrate what would be seen in a typical application, refer to Figures 4 and 5. If the bus master in Figure 3 were to write to the slave through the PCA9515, we would see the waveform shown in Figure 4 on Bus 0. This looks like a normal I²C transmission until the falling edge of the 8th clock pulse. At that point, the master releases the data line (SDA) while the slave pulls it LOW through the PCA9515. Because the V_{OL} of the PCA9515 is typically around 0.5 V, a step in the SDA will be seen. After the master has transmitted the 9th clock pulse, the slave releases the data line.




Figure 4. Bus 0 waveform

Product data sheet

PCA9515

On the Bus 1 side of the PCA9515, the clock and data lines would have a positive offset from ground equal to the V_{OL} of the PCA9515. After the 8th clock pulse, the data line will be pulled to the V_{OL} of the slave device that is very close to ground in our example.

It is important to note that any arbitration or clock stretching events on Bus 1 require that the V_{OL} of the devices on Bus 1 be 70 mV below the V_{OL} of the PCA9515 (see V_{OL} – V_{ilc} in the DC Characteristics section) to be recognized by the PCA9515 and then transmitted to Bus 0.




Figure 5. Bus 1 waveform

PCA9515

ABSOLUTE MAXIMUM RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134). Voltages with respect to pin GND.

SYMBOL	PARAMETER		LIMITS		
STMBOL	FARAINETER	MIN.	MAX.	UNIT	
V _{CC} to GND	Supply voltage range V_{CC}	-0.5	+7	V	
V _{bus}	Voltage range I ² C-bus, SCL or SDA		+7	V	
1	DC current (any pin)		50	mA	
P _{tot}	Power dissipation		100	mW	
T _{stg}	Storage temperature range		+125	°C	
T _{amb}	Operating ambient temperature range	-40	+85	°C	

DC ELECTRICAL CHARACTERISTICS

 V_{CC} = 3.0 to 3.6 V; GND = 0 V; T_{amb} = -40 to +85 °C; unless otherwise specified.

	DADAMETED	TEAT CONDITIONS		LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP.	MAX.		
Supplies	•	•			•		
V _{CC}	DC supply voltage		3.0	3.3	3.6	V	
ICCH	Quiescent supply current, both channels HIGH	$V_{CC} = 3.6 V;$ SDAn = SCLn = V_{CC}	-	2.3	5	mA	
I _{CCL}	Quiescent supply current, both channels LOW	V_{CC} = 3.6 V; one SDA and one SCL = GND, other SDA and SCL open	-	2.3	5	mA	
I _{CCLc}	Quiescent supply current in contention	V _{CC} = 3.6 V; SDAn = SCLn = GND	-	2.1	5	mA	
Input SCL;	input/output SDA	•			•	•	
V _{IH}	HIGH-level input voltage		0.7 V _{CC}	—	5.5	V	
V _{IL}	LOW-level input voltage (Note 1)		-0.5	—	0.3 V _{CC}	V	
V _{ILc}	LOW-level input voltage contention (Note 1)		-0.5	_	0.4	V	
VIK	Input clamp voltage	I _I = -18 mA	—	—	-1.2	V	
l _l	Input leakage current	V _I = 3.6 V	—	_	±1	μΑ	
۱ _{IL}	Input current LOW, SDA, SCL	V _I = 0.2 V, SDA, SCL	—	—	10	μA	
V _{OL}	LOW-level output voltage	I _{OL} = 0 or 6 mA	0.47	0.52	0.6	V	
$V_{OL} - V_{ILc}$	LOW-level input voltage below output low level voltage	Guaranteed by design	—	—	70	mV	
I _{ОН}	Output HIGH level leakage current	V _O = 3.6 V	—	—	10	μΑ	
CI	Input capacitance	V _I = 3 V or 0 V	—	6	7 ²	рF	
Enable	•	•	-			•	
VIL	LOW-level input voltage		-0.5	—	0.8	V	
V_{IH}	HIGH-level input voltage		2.0	—	5.5	V	
Ι _{ΙL}	Input current LOW, EN	V _I = 0.2 V, EN	—	10	30	μA	
Ι _{LI}	Input leakage current		-1	_	1	μΑ	
CI	Input capacitance	V _I = 3.0 V or 0 V	—	6	7	pF	

NOTE:

1. V_{IL} specification is for the first low level seen by the SDAx/SCLx lines. V_{ILc} is for the second and subsequent low levels seen by the SDAx/SCLx lines.

The SCL/SDA C₁ is about 200 pF whe V_{CC} = 0 V. The PCA9515A should be used in applications where power is secured to the repeater but an active bus remains on either set of SCL/SDA pins.

PCA9515


AC ELECTRICAL CHARACTERISTICS - PCA9515

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
STWIDUL		TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
t _{PHL}	Propagation delay	Waveform 1	57	98	170	ns
t _{PLH}	Propagation delay	Waveform 1	33	55	78	ns
t _{THL}	Transition time	Waveform 1	—	67	_	ns
t _{TLH}	Transition time	Waveform 1; Note 1	—	135	—	ns
t _{SET}	Enable to Start condition		100	—	—	ns
t _{HOLD}	Enable after Stop condition		100	—	_	ns

NOTE:


The t_{TLH} transition time is specified with loads of 1.35 kΩ pull-up resistance and 7 pF load capacitance, plus an additional 50 pF load capacitance. Different load resistance and capacitance will alter the RC time constant, thereby changing the propagation delay and transition times.

AC WAVEFORMS




Waveform 1.


TEST CIRCUIT



PCA9515



PCA9515



Product data sheet

PCA9515

REVISION HISTORY

Rev	Date	Description
_7	20040624	Product data sheet (9397 750 12875). Supersedes data of 2003 November 10 (9397 750 12294).
		Modifications:
		• Features section, tenth bullet: from "5 V tolerant" to "5.5 V tolerant"
		• DC electrical characteristics section:
		 Note 1: from "V_{IL} specification is for enable input and the first low level seen " to "V_{IL} specification is for the first low level seen ".
		– Add Note 2.
_6	20031110	Product data (9397 750 12294); ECN 853-2223 30410 dated 03 October 2003. Supersedes data of 2002 May 13 (9397 750 09814).
_5	20020513	Product data (9397 750 09814); ECN: 853-2223 28185 dated 2002 May 13.

PCA9515



Purchase of Philips I²C components conveys a license under the Philips' I²C patent to use the components in the I²C system provided the system conforms to the I²C specifications defined by Philips. This specification can be ordered using the code 9398 393 40011.

Data sheet status

Level	Data sheet status ^[1]	Product status ^{[2] [3]}	Definitions
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
111	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Contact information

For additional information please visit http://www.semiconductors.philips.com.

Fax: +31 40 27 24825

For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com © Koninklijke Philips Electronics N.V. 2004 All rights reserved. Printed in U.S.A.

Document order number:

Date of release: 06-04 9397 750 12875

Let's make things better.



