捷多邦,专业PCB打样工厂,24小时**场队74**44VC16244A 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS699-AUGUST 2003-REVISED MARCH 2005

FEATURES

www.ti.com

- Member of the Texas Instruments Widebus™
 Family
- Operates From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 4.1 ns at 3.3 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V
 at V_{CC} = 3.3 V, T_A = 25°C
- I_{off} Supports Partial-Power-Down Mode Operation
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 1000-V Charged-Device Model (C101)

DESCRIPTION/ORDERING INFORMATION

This 16-bit buffer/driver is designed for 1.65-V to 3.6-V $V_{\rm CC}$ operation.

The SN74LVC16244A is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable (OE) inputs.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

(TOP VIEW)

DGG, DGV, OR DL PACKAGE

	ſ		U		1	
1 OE	q	1	\cup	48		2 OE
1Y1	q	2		47	0	1A1
1Y2		3		46		1A2
GND	q	4		45	0	GND
1Y3	q	5		44		1A3
1Y4	q	6		43		1A4
V_{CC}	q	7		42		V_{CC}
2Y1	q	8		41		2A1
2Y2	q	9		40		2A2
GND	q	10		39		GND
2Y3	q	11		38		2A3
2Y4	9	12		37		2A4
3Y1	q	13		36		3A1
3Y2	q	14		35		3A2
GND	q	15		34		GND
3Y3	q	16		33		3A3
3Y4	q	17		32		3A4
V_{CC}	q	18		31		V_{CC}
4Y1	q	19		30		4A1
4Y2	q	20		29		4A2
GND	q	21		28		GND
4Y3	g	22		27	0	4A3
4Y4	9	23		26		4A4
4OE	9	24		25	μ	3 OE
	L					

ORDERING INFORMATION

T _A	PACKAGE	(1)	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	FBGA – GRD			L D2444	
	FBGA – ZRD (Pb-free)	Tape and reel	SN74LVC16244AZRDR	LD244A	
	SSOP – DL	Tube	SN74LVC16244ADL	LVC16244A	
–40°C to 85°C	330F - DE	Tape and reel	SN74LVC16244ADLR	LVC10244A	
	TSSOP - DGG	Tape and reel	SN74LVC16244ADGGR	LVC16244A	
	TVSOP - DGV	Tape and reel	SN74LVC16244ADGVR	LD244A	
	VFBGA – GQL	Tape and reel	SN74LVC16244AGQLR	LD244A	

⁽¹⁾ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Popplease be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

SCAS699-AUGUST 2003-REVISED MARCH 2005




DESCRIPTION/ORDERING INFORMATION (CONTINUED)


This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

GQL PACKAGE (TOP VIEW)



GRD OR ZRD PACKAGE (TOP VIEW)



TERMINAL ASSIGNMENTS(1)

	1	2	3	4	5	6
Α	1 OE	NC	NC	NC	NC	2 OE
В	1Y2	1Y1	GND	GND	1A1	1A2
С	1Y4	1Y3	V _{CC}	V _{CC}	1A3	1A4
D	2Y2	2Y1	GND	GND	2A1	2A2
Ε	2Y4	2Y3			2A3	2A4
F	3Y1	3Y2			3A2	3A1
G	3Y3	3Y4	GND	GND	3A4	3A3
Н	4Y1	4Y2	V_{CC}	V_{CC}	4A2	4A1
J	4Y3	4Y4	GND	GND	4A4	4A3
K	4 OE	NC	NC	NC	NC	3 OE

(1) NC - No internal connection

TERMINAL ASSIGNMENTS(1)

	1	2	3	4	5	6
Α	1Y1	NC	1 OE	2 OE	NC	1A1
В	1Y3	1Y1	NC	NC	1A2	1A3
С	2Y1	1Y4	V _{CC}	V _{CC}	1A4	2A1
D	2Y3	2Y2	GND	GND	2A2	2A3
Е	3Y1	2Y4	GND	GND	2A4	3A1
F	3Y3	3Y2	GND	GND	3A2	3A3
G	4Y1	3Y4	V _{CC}	V _{CC}	3A4	4A1
Н	4Y3	4Y2	NC	NC	4A2	4A3
J	4Y3	NC	4 OE	3 OE	NC	4A4


(1) NC - No internal connection

FUNCTION TABLE (EACH 4-BIT BUFFER)

INP	JTS	OUTPUT
ŌĒ	Α	Y
L	Н	Н
L	L	L
Н	X	Z



LOGIC DIAGRAM (POSITIVE LOGIC)



Pin numbers shown are for the DGG, DGV, and DL packages.


Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	6.5	V
VI	Input voltage range ⁽²⁾		-0.5	6.5	V
Vo	Voltage range applied to any output in the high-impedance or power-off state (2)			6.5	V
Vo	Voltage range applied to any output in the h	-0.5	V _{CC} + 0.5	V	
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through each V _{CC} or GN	ND		±100	mA
		DGG package		70	
		DGV package		58	
θ_{JA}	Package thermal impedance (4)	DL package		63 °C/W	
		GQL package		42	
		GRD/ZRD package			
T _{stg}	Storage temperature range		-65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) 'The value of V_{CC} is provided in the recommended operating conditions table.
- 4) The package thermal impedance is calculated in accordance with JESD 51-7.

SN74LVC16244A 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS






Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT	
.,	Ownerland	Operating	1.65	3.6		
V_{CC}	Supply voltage	Data retention only	1.5		V	
		V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$			
V_{IH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		V _{CC} = 2.7 V to 3.6 V	2			
		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$		
V_{IL}	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V		0.7	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		
VI	Input voltage	,	0	5.5	V	
V _O	Output waltana	High or low state	0	V_{CC}	V	
	Output voltage	3-state	0	5.5	, v	
		V _{CC} = 1.65 V		-4		
	High level entropy annual	V _{CC} = 2.3 V		-8	A	
I _{OH}	High-level output current	V _{CC} = 2.7 V		-12	mA	
		V _{CC} = 3 V		-24		
		V _{CC} = 1.65 V		4		
	Lavidaval autout avenue	V _{CC} = 2.3 V			A	
I _{OL}	Low-level output current	V _{CC} = 2.7 V		12	mA	
		V _{CC} = 3 V	2		1	
Δt/Δν	Input transition rise or fall rate			10	ns/V	
T _A	Operating free-air temperature		-40	85	°C	

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.





Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CON	IDITIONS	V _{CC}	MIN	TYP ⁽¹⁾	MAX	UNIT	
	$I_{OH} = -100 \mu A$		1.65 V to 3.6 V	$V_{CC} - 0.2$				
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.2					
W	$I_{OH} = -8 \text{ mA}$	2.3 V	1.7			V		
V _{OH}	l – 12 mΛ		2.7 V	2.2			V	
	1 _{OH} = -12 mA	$I_{OH} = -12 \text{ mA}$						
	I _{OH} = -24 mA	3 V	2.2					
	I _{OL} = 100 μA		1.65 V to 3.6 V			0.2		
	I _{OL} = 4 mA	1.65 V			0.45	0.45 0.7 V		
V _{OL}	I _{OL} = 8 mA	2.3 V			0.7			
	I _{OL} = 12 mA	2.7 V			0.4			
	I _{OL} = 24 mA	3 V			0.55			
I _I	$V_{I} = 0 \text{ to } 5.5 \text{ V}$		3.6 V			±5	μΑ	
I _{off}	V_I or $V_O = 5.5 V$		0			±10	μΑ	
I _{OZ}	$V_0 = 0 \text{ to } 5.5 \text{ V}$		3.6 V			±10	μΑ	
1	V _I = V _{CC} or GND	= 0	3.6 V			20	^	
I _{CC}	$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}^{(2)}$	= 0	3.0 V	20		μΑ		
Δl _{CC}	One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND		2.7 V to 3.6 V		<u> </u>	500	μΑ	
C _i	V _I = V _{CC} or GND		3.3 V		5.5		pF	
C _o	$V_O = V_{CC}$ or GND		3.3 V		6		pF	

All typical values are at V_{CC} = 3.3 V, T_A = 25°C. This applies in the disabled state only.

Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.1		V _{CC} = 2 ± 0.2	2.5 V 2 V	V _{CC} =	2.7 V	V _{CC} = 3 ± 0.3	3.3 V 3 V	UNIT
	(INFOT)	(001F01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	Α	Υ	1.5	6.6	1	3.9	1	4.7	1.1	4.1	ns
t _{en}	ŌĒ	Υ	1.5	7.5	1	4.7	1	5.8	1	4.6	ns
t _{dis}	ŌĒ	Υ	1.5	10.3	1	5.3	1	6.2	1.8	5.8	ns
t _{sk(o)}										1	ns


Operating Characteristics

 $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT	
Power dissipation capacitance		Outputs enabled	f 10 MHz	33	35	39	ρF
C _{pd}	per buffer/driver	Outputs disabled	f = 10 MHz	2	3	4	pF




PARAMETER MEASUREMENT INFORMATION



TEST	S 1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

.,	INF	PUTS	.,	.,		_	V_Δ
V _{CC}	VI	t _r /t _f	V _M	V _{LOAD}	CL	C _L R _L	
1.8 V \pm 0.15 V	v _{cc}	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	V _{CC}	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



NOTES: A. C_L includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \ \Omega$.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd}.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

6

ZQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is lead-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153 14/16/20/56 Pins – MO-194



GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.



DL (R-PDSO-G**)

48 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265