

# AT91SAM9261-EK Evaluation Board

.....

## User Guide





# Table of Contents

---

## Section 1

Overview.....	1-1
1.1 Scope.....	1-1
1.2 Deliverables.....	1-1
1.3 The AT91SAM9261-EK Evaluation Board.....	1-1

---

## Section 2

Setting Up the AT91SAM9261-EK Evaluation Board.....	2-1
2.1 Electrostatic Warning.....	2-1
2.2 Requirements.....	2-1
2.3 Layout.....	2-2
2.4 Powering Up the Board.....	2-3
2.5 Backup Power Supply.....	2-4
2.6 Getting Started.....	2-4
2.7 AT91SAM9261-EK Block Diagram.....	2-4

---

## Section 3

Board Description.....	3-1
3.1 AT91SAM9261 Microcontroller.....	3-1
3.2 AT91SAM9261 Block Diagram.....	3-4
3.3 Memory.....	3-5
3.4 Clock Circuitry.....	3-5
3.5 Reset Circuitry.....	3-5
3.6 Shutdown Controller.....	3-5
3.7 Power Supply Circuitry.....	3-5
3.8 Remote Communication.....	3-5
3.9 Audio Stereo Interface.....	3-5
3.10 User Interface.....	3-5
3.11 Debug Interface.....	3-6
3.12 Expansion Slot.....	3-6

---

## Section 4

Configuration Straps.....	4-1
4.1 Configuration Straps.....	4-1

---

## Section 5

Schematics.....	5-1
5.1 Schematics.....	5-1





# Section 1

---

## Overview

- 
- 1.1 Scope** The AT91SAM9261-EK evaluation kit is an effective platform for evaluating chip performance and developing code for applications based on the AT91SAM9261.
- This guide is a description of the hardware included in the AT91SAM9261-EK evaluation kit. Software files are available on the DVD-ROM included in the kit and described in “Deliverables” below.
- 
- 1.2 Deliverables** The AT91SAM9261-EK package contains the following items:
- an AT91SAM9261-EK board
  - one A/B-type USB cable
  - one serial RS232 cable
  - one RJ45 crossed Ethernet cable
  - one DataFlash<sup>®</sup> card
  - universal input AC/DC power supply with US and EU plug adapter
  - one DVD-ROM containing summary and full datasheets, datasheets with electrical and mechanical characteristics, application notes and getting started documents for all development boards and AT91 microcontrollers. An AT91 software package with C and assembly listings is also provided. This allows the user to begin evaluating the AT91 ARM<sup>®</sup> Thumb<sup>®</sup> 32-bit microcontroller quickly.
- 
- 1.3 The AT91SAM9261-EK Evaluation Board** The board is equipped with an AT91SAM9261 (217-ball LFBGA package) together with the following:
- 64 Mbytes of SDRAM memory
  - 256 Mbytes of NAND Flash memory
  - one Atmel 32 Mbit serial DataFlash (AT45DB321C-CNC)
  - one USB device port interface
  - two USB host port interfaces
  - one DBGU serial communication port

## Overview

- JTAG/ICE debug interface
- one Ethernet 100-base TX with three status LEDs
- one Atmel AT73C213 Audio DAC
- one 3.5" 1/4 VGA TFT LCD Module with TouchScreen and backlight
- one Power LED and two general-purpose LEDs
- four user input pushbuttons
- one wakeup input pushbutton
- one reset pushbutton
- one DataFlash SD/MMC card slot
- two expansion footprint connectors (solder side)
- one Lithium Coin Cell Battery Retainer for 12 mm cell size
- dual pitch prototyping area



## Section 2

---


# Setting Up the AT91SAM9261-EK Evaluation Board

- 
- 2.1 Electrostatic Warning** The AT91SAM9261-EK evaluation board is shipped in a protective anti-static package. The board must not be subjected to high electrostatic potentials. A grounding strap or similar protective device should be worn when handling the board. Avoid touching the component pins or any other metallic element.
- 
- 2.2 Requirements** In order to set up the AT91SAM9261-EK evaluation board, the following items are required:
- the AT91SAM9261-EK evaluation board itself
  - AC/DC power adapter (5V at 2A), 2.1 mm by 5.5 mm





Figure 2-2. AT91SAM9261-EK Layout - Bottom View



**2.4 Powering Up the Board** AT91SAM9261-EK requires 5V DC ( $\pm 5\%$ ). DC power is supplied to the board via the 2.1 mm by 5.5 mm socket (J1). The coaxial power plug center pin is positive polarity .







## Section 3

# Board Description


- 3.1 AT91SAM9261 Microcontroller**
- Incorporates the ARM926EJ-S™ ARM® Thumb® Processor
    - DSP Instruction Extensions
    - ARM Jazelle® Technology for Java™ Acceleration
    - 16-KByte Data Cache, 16-KByte Instruction Cache, Write Buffer
    - 200 MIPS at 180 MHz
    - Memory Management Unit
    - EmbeddedICE™ In-circuit Emulation, Debug Communication Channel Support
    - Mid-level implementation Embedded Trace Macrocell™
  - Additional Embedded Memories
    - 32K Bytes of Internal ROM, Single-cycle Access at Maximum Bus Speed
    - 160K Bytes of Internal SRAM, Single-cycle Access at Maximum Processor or Bus Speed
  - External Bus Interface (EBI)
    - Supports SDRAM, Static Memory, NAND Flash and CompactFlash®
  - LCD Controller
    - Supports Passive or Active Displays
    - Up to 16-bits per Pixel in STN Color Mode
    - Up to 16M Colors in TFT Mode (24-bit per Pixel), Resolution up to 2048 x 2048
  - USB
    - USB 2.0 Full Speed (12 Mbits per second) Host Double Port
      - Dual On-chip Transceivers
      - Integrated FIFOs and Dedicated DMA Channels
    - USB 2.0 Full Speed (12 Mbits per second) Device Port
      - On-chip Transceiver, 2-Kbyte Configurable Integrated FIFOs
  - Bus Matrix
    - Handles Five Masters and Five Slaves
    - Boot Mode Select Option

- Remap Command
- Fully Featured System Controller (SYSC) for Efficient System Management, including
  - Reset Controller, Shutdown Controller, Four 32-bit Battery Backup Registers for a Total of 16 Bytes
  - Clock Generator and Power Management Controller
  - Advanced Interrupt Controller and Debug Unit
  - Periodic Interval Timer, Watchdog Timer and Real-time Timer
  - Three 32-bit PIO Controllers
- Reset Controller (RSTC)
  - Based on Power-on Reset Cells, Reset Source Identification and Reset Output Control
- Shutdown Controller (SHDWC)
  - Programmable Shutdown Pin Control and Wake-up Circuitry
- Clock Generator (CKGR)
  - 32.768 kHz Low-power Oscillator on Battery Backup Power Supply, Providing a Permanent Slow Clock
  - 3 to 20 MHz On-chip Oscillator and two PLLs
- Power Management Controller (PMC)
  - Very Slow Clock Operating Mode, Software Programmable Power Optimization Capabilities
  - Four Programmable External Clock Signals
- Advanced Interrupt Controller (AIC)
  - Individually Maskable, Eight-level Priority, Vectored Interrupt Sources
  - Three External Interrupt Sources and One Fast Interrupt Source, Spurious Interrupt Protected
- Debug Unit (DBGU)
  - 2-wire USART and Support for Debug Communication Channel, Programmable ICE Access Prevention
- Periodic Interval Timer (PIT)
  - 20-bit Interval Timer plus 12-bit Interval Counter
- Watchdog Timer (WDT)
  - Key Protected, Programmable Only Once, Windowed 12-bit Counter, Running at Slow Clock
- Real-Time Timer (RTT)
  - 32-bit Free-running Backup Counter Running at Slow Clock
- Three 32-bit Parallel Input/Output Controllers (PIO) PIOA, PIOB and PIOC
  - 96 Programmable I/O Lines Multiplexed with up to Two Peripheral I/Os
  - Input Change Interrupt Capability on Each I/O Line
  - Individually Programmable Open-drain, Pull-up Resistor and Synchronous Output
- Nineteen Peripheral DMA (PDC) Channels

- Multimedia Card Interface (MCI)
  - Compliant with Multimedia Cards and SDCards
  - Automatic Protocol Control and Fast Automatic Data Transfers with PDC, MMC and SDCard Compliant
- Three Synchronous Serial Controllers (SSC)
  - Independent Clock and Frame Sync Signals for Each Receiver and Transmitter
  - I<sup>2</sup>S Analog Interface Support, Time Division Multiplex Support
  - High-speed Continuous Data Stream Capabilities with 32-bit Data Transfer
- Three Universal Synchronous/Asynchronous Receiver Transmitters (USART)
  - Individual Baud Rate Generator, IrDA Infrared Modulation/Demodulation
  - Support for ISO7816 T0/T1 Smart Card, Hardware and Software Handshaking, RS485 Support
- Two Master/Slave Serial Peripheral Interface (SPI)
  - 8- to 16-bit Programmable Data Length, Four External Peripheral Chip Selects
- One Three-channel 16-bit Timer/Counters (TC)
  - Three External Clock Inputs, Two multi-purpose I/O Pins per Channel
  - Double PWM Generation, Capture/Waveform Mode, Up/Down Capability
- Two-wire Interface (TWI)
  - Master Mode Support, All Two-wire Atmel EEPROMs Supported
- IEEE 1149.1 JTAG Boundary Scan on All Digital Pins
- Required Power Supplies:
  - 1.08V to 1.32V for VDDCORE and VDDBU
  - 2.7V to 3.6V for VDDOSC and for VDDPLL
  - 2.7V to 3.6V for VDDIOP (Peripheral I/Os) and for VDDIOM (Memory I/Os)
- Available in a 217-ball LFBGA RoHS-compliant Package

### 3.2 AT91SAM9261 Block Diagram

Figure 3-1. Block Diagram



- 
- 3.3 Memory**
- 32 Kbytes of Internal ROM
  - 160 Kbytes of Internal High-speed SRAM
  - Atmel 32 Mbit serial DataFlash
  - 64 Mbytes of SDRAM memory
  - 256 Mbytes of NAND Flash memory
- 
- 3.4 Clock Circuitry**
- 18.432 MHz standard crystal for the embedded oscillator
  - 32.768 kHz standard crystal for the slow clock oscillator
- 
- 3.5 Reset Circuitry**
- Internal reset controller with a bi-directional reset pin
  - External reset push button
- 
- 3.6 Shutdown Controller**
- Programmable shutdown and Wake-Up
  - Wake-up push button
- 
- 3.7 Power Supply Circuitry**
- For dynamic power consumption, the AT91SAM9261 consumes a maximum of 50 mA on VDDCORE at maximum speed in typical conditions (1.2V, 25°C), processor running full-performance algorithm
  - On-board 1.2V high efficiency step-down charge pump regulator with shutdown control
  - On-board 3.3V linear regulator with shutdown control
- 
- 3.8 Remote Communication**
- One Serial interface (DBGU COM Port) via RS-232 DB9 male socket
  - USB V2.0 Full-speed Compliant, 12 Mbits per second (UDP)
  - Two USB Host port V2.0 Full-speed Compliant, 12 Mbits per second (UHP)
  - One Ethernet 100-base TX with three status LEDs
- 
- 3.9 Audio Stereo Interface**
- One Atmel stereo audio DAC AT73C213
  - One 32 Ohm/20 mW Stereo Headset output (J20) with Master Volume and Mute Controls
- 
- 3.10 User Interface**
- Four user input pushbuttons
  - Two user green LEDs
  - One yellow power LED (can be also software controlled)

- One ¼ VGA display LCD with Touchscreen and white LED backlight

- 
- 3.11 Debug Interface**
- 20-pin JTAG/ICE interface connector
  - DBGU COM Port

- 
- 3.12 Expansion Slot**
- One DataFlash, SD/MMC card slot
  - All I/Os of the AT91SAM9261 are routed to peripheral extension footprint connectors (J16 and J17). This allows the developer to check the integrity of the components and to extend the features of the board by adding external hardware components or boards.





## Section 4

# Configuration Straps

### 4.1 Configuration Straps

Table 4-1 gives details on configuration straps on the AT91SAM9261-EK evaluation board and their default settings.

**Table 4-1.** Configuration Jumpers and Straps

Designation	Default Setting	Feature
J2	Closed	3.3V Jumper <sup>(1)</sup> This jumper footprint is provided for 3.3V power consumption measurement use. By default, it is closed. To use this feature, the user has to open the strap by cutting it before soldering a jumper.
J3	Closed	Forces power on. To use the software shutdown control, J3 must be opened.
J4	Opened	Enables Boot on the internal ROM
	Closed	Enables Boot on the NCS0
J8	Closed	VDDPLL Jumper <sup>(1)</sup>
J9	2-3	VDDBU Jumper select <sup>(1)</sup> 1-2 : Lithium 3V Battery 2-3 : 1.2V from VDDCORE
J12	Closed	VDDCORE Jumper <sup>(1)</sup>
J21	1-2	NPCS0 select 1-2 : AT45DB321C (MN7) 2-3 : Dataflash card interface (J22). <b>Warning: In this case NPCS03 must be configured as input.</b>
S2	Opened	Disables the ICE NTRST input
S3	Closed	Enables the ICE RTCK return. S6 must be opened
S4	Closed	Enables the ICE NRST input
S5	Opened	Selects ICE mode or JTAG mode (Closed)
S6	Opened	Disables TCK <-> RTCK local loop. If S6 is closed, S3 must be opened.

**Table 4-1.** Configuration Jumpers and Straps

Designation	Default Setting	Feature
S7-S8 S9	Closed	Enables the use of 18.432 MHz crystal. If external clock used, S7-S8 must be opened and S9 closed.
	Opened	
S10	Closed	Enables the use of SDRAM (NCS1_SDCS)
S12	Opened	Disables Serial DataFlash write protect.
S13	Closed	Disables NAND FLASH write protect.
S14	Closed	Enables the use of interrupt ETHERNET MAC (PC11_FIQ).
S15	Closed	Enables the use of ETHERNET MAC (NCS2).
S16	Opened	Disables the use of NWAIT ETHERNET MAC signal (PC2_NWAIT)
S19	Closed	Enables the use of the User LED DS7 (PA14)
S20	Closed	Enables the use of the User LED DS8 (PA13)
S21	Closed	Enables the use of the DBGU RXD signal (PA9)
S22	Closed	Enables the use of the USB CNX detection (PB29)
S23	Closed	Enables the use of AUDIO DAC INTERFACE (NPCS03)
S24	Closed	Enables the use of TOUCH SCEEN CONTROLLER (NPCS02)
S25	Closed	Enables the use of TOUCH SCEEN CONTROLLER BUSY signal (PA11)
S26	Closed	Enables the use of TOUCH SCEEN CONTROLLER PENIRQ (PC2_IRQ0)
TP1	N.A	3.3V Test point.
TP2	N.A	GND Test point.
TP3	N.A	1.2V Test point.
TP4	N.A	GND Test point.
TP63	N.A	0 to 3.3V analog user's input
TP64	N.A	0 to 3.3V analog user's input
TP65	N.A	AGND of TP63
TP66	N.A	AGND of TP64

Note: 1. These jumpers are provided for measuring power consumption. By default, they are closed. To use this feature, the user has to open the strap and insert an anmeter.



## Section 5

---

# Schematics


---

### 5.1 Schematics

This section contains the following schematics:

- Power Supply and Audio
- AT91SAM9261
- SDRAM and NAND Flash
- Ethernet
- LCD and User Interface
- Serial and I/O Expansion


AUDIO DAC INTERFACE



REGULATED 5V ONLY



10 SQUARE CM COPPER AREA FOR HEAT SINKING WITH NO SOLDER MASK

- ADHESIVE FEET
- Z3 (11.1)
  - Z4 (11.1)
  - Z7 (11.1)
  - Z8 (11.1)






# EBI SDRAM INTERFACE



## DUAL FOOTPRINT




PA[0..31]

D

C

B



Note 1: 8/16 bit DataBus selection; Removed R27 when using 16-bit mode; otherwise is 8-bit mode.

R27 4.7K  
DNP

DM9000

CFOE\_NOE\_NRD  
CFWE\_NWE\_NWRO  
NCS2

D[0..15]  
A[0..15]  
PC[0..15]

NRST

A2

PC11 FIQ

S15

R28 4.7K

R32 100K

3V3

3V3

Y3 25MHz

C66 22PF

C67 22PF

R31 6.80K 1%

3V3

L2 4.7uH

3V3

3V3

3V3

3V3

3V3

3V3

3V3

3V3

3V3

3V3

3V3

3V3

3V3

3V3

3V3

3V3

3V3

3V3

3V3

3V3

3V3




3V3

3V3









# EXPANSION CONNECTORS



# USER'S GRID AERA



# USB HOST INTE





## Atmel Corporation

2325 Orchard Parkway  
San Jose, CA 95131, USA  
Tel: 1(408) 441-0311  
Fax: 1(408) 487-2600

## Regional Headquarters

### Europe

Atmel Sarl  
Route des Arsenalux 41  
Case Postale 80  
CH-1705 Fribourg  
Switzerland  
Tel: (41) 26-426-5555  
Fax: (41) 26-426-5500

### Asia

Room 1219  
Chinachem Golden Plaza  
77 Mody Road Tsimshatsui  
East Kowloon  
Hong Kong  
Tel: (852) 2721-9778  
Fax: (852) 2722-1369

### Japan

9F, Tonetsu Shinkawa Bldg.  
1-24-8 Shinkawa  
Chuo-ku, Tokyo 104-0033  
Japan  
Tel: (81) 3-3523-3551  
Fax: (81) 3-3523-7581

## Atmel Operations

### Memory

2325 Orchard Parkway  
San Jose, CA 95131, USA  
Tel: 1(408) 441-0311  
Fax: 1(408) 436-4314

### Microcontrollers

2325 Orchard Parkway  
San Jose, CA 95131, USA  
Tel: 1(408) 441-0311  
Fax: 1(408) 436-4314

La Chantrerie  
BP 70602  
44306 Nantes Cedex 3, France  
Tel: (33) 2-40-18-18-18  
Fax: (33) 2-40-18-19-60

### ASIC/ASSP/Smart Cards

Zone Industrielle  
13106 Rousset Cedex, France  
Tel: (33) 4-42-53-60-00  
Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd.  
Colorado Springs, CO 80906, USA  
Tel: 1(719) 576-3300  
Fax: 1(719) 540-1759

Scottish Enterprise Technology Park  
Maxwell Building  
East Kilbride G75 0QR, Scotland  
Tel: (44) 1355-803-000  
Fax: (44) 1355-242-743

### RF/Automotive

Theresienstrasse 2  
Postfach 3535  
74025 Heilbronn, Germany  
Tel: (49) 71-31-67-0  
Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd.  
Colorado Springs, CO 80906, USA  
Tel: 1(719) 576-3300  
Fax: 1(719) 540-1759

### Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine  
BP 123  
38521 Saint-Egreve Cedex, France  
Tel: (33) 4-76-58-30-00  
Fax: (33) 4-76-58-34-80



**Disclaimer:** The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. **EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.** Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© Atmel Corporation 2005. All rights reserved. Atmel®, logo and combinations thereof, and Everywhere You Are®, DataFlash® and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. ARM®, ARMPowered® logo and others are registered trademarks or trademarks of ARM Ltd. Other terms and product names may be trademarks of others.

## Literature Requests

[www.atmel.com/literature](http://www.atmel.com/literature)



Printed on recycled paper.

6198A-ATARM-15-Nov-05