## intaname <br> intersil

䞨多邦，专业PCB时样工厂，24小时加急出笑L8048

Data Sheet

## Log Amplifier

The ICL8048 is a monolithic logarithmic amplifier capable of handling six decades of current input，or three decades of voltage input．It is fully temperature compensated and is nominally designed to provide 1 V of output for each decade change of input．For increased flexibility，the scale factor， reference current and offset voltage are externally adjustable．

## Ordering Information

| PART <br> NUMBER | ERROR <br> $\left(25^{\circ} \mathrm{C}\right)$ | TEMPERATURE <br> RANGE $\left({ }^{\circ} \mathrm{C}\right)$ | PACKAGE | PKG． <br> NO． |
| :---: | :---: | :---: | :---: | :---: |
| ICL8048BCJE | 30 mV | 0 to 70 | 16 Ld CERDIP | F16．3 |

\section*{Pinout <br> 

## Features

－Full Scale Accuracy ．．．．．．．．．．．．．．．．．．．．．．．．．0．5\％
－Temperature Compensated Operation ．．．．．． $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
－Scale Factor，Adjustable．．．．．．．．．．．．．．．．．1V／Decade
－Dynamic Current Range．．．．．．．．．．．．．．．．．．．．．120dB
－Dynamic Voltage Range ．．．．．．．．．．．．．．．．．．．．．．．60dB
－Dual JFET Input Op Amps

## Functional Diagram



## Absolute Maximum Ratings

| Supply Voltage | $\pm 18 \mathrm{~V}$ |
| :---: | :---: |
| IIN (Input Current) | 2 mA |
| $I_{\text {REF }}$ (Reference Current). | 2 mA |
| Voltage Between Offset Null and $\mathrm{V}_{+}$ | $\pm 0.5 \mathrm{~V}$ |
| Output Short Circuit Duration | ndefinite |

## Operating Conditions

Temperature Range $\qquad$
$\qquad$

## Thermal Information

Thermal Resistance (Typical, Note 1) $\quad \theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right) \quad \theta_{\mathrm{JC}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ CERDIP Package..................... 75 22
Maximum Junction Temperature (Hermetic Package or Die) ... $175^{\circ} \mathrm{C}$ Maximum Storage Temperature Range. . . . . . . . . . $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . $300^{\circ} \mathrm{C}$

## Die Characteristics

Number of Transistors or Gates

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $\theta_{\mathrm{JA}}$ is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications $\quad V_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, I_{\mathrm{I} E F}=1 \mathrm{~mA}$, Scale Factor Adjusted for $1 \mathrm{~V} /$ Decade, Unless Otherwise Specified

| PARAMETER | TEST CONDITIONS | ICL4048BC |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| Dynamic Range $\mathrm{I}_{\mathrm{N}}(1 \mathrm{nA}-1 \mathrm{~mA})$ | $\mathrm{R}_{\mathrm{IN}}=10 \mathrm{k} \Omega$ | 120 | - | - | dB |
| $\mathrm{V}_{\text {IN }}(10 \mathrm{mV}-10 \mathrm{~V})$ |  | 60 | - | - | dB |
| Error, \% of Full Scale | $\mathrm{I}_{\mathrm{IN}}=1 \mathrm{nA}$ to 1 mA | - | 0.20 | 0.5 | \% |
|  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C}, \\ & \mathrm{I}_{\mathrm{I}}=1 \mathrm{nA} \text { to } 1 \mathrm{~mA} \\ & \hline \end{aligned}$ | - | 0.60 | 1.25 | \% |
| Error, Absolute Value | $\mathrm{I}_{\mathrm{N}}=1 \mathrm{nA}$ to 1 mA | - | 12 | 30 | mV |
|  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C}, \\ & \mathrm{I}_{\mathrm{N}}=1 \mathrm{nA} \text { to } 1 \mathrm{~mA} \\ & \hline \end{aligned}$ | - | 36 | 75 | mV |
| Temperature Coefficient of $\mathrm{V}_{\text {OUT }}$ | $\mathrm{I}_{\mathrm{N}}=1 \mathrm{nA}$ to 1 mA | - | 0.8 | - | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Power Supply Rejection Ratio | Referred to Output | - | 2.5 | - | $\mathrm{mV} / \mathrm{V}$ |
| Offset Voltage ( $\mathrm{A}_{1}$ and $\mathrm{A}_{2}$ ) | Before Nulling | - | 15 | 25 | mV |
| Wideband Noise | At Output, for $\mathrm{I}_{\mathrm{I}}=100 \mu \mathrm{~A}$ | - | 250 | - | $\mu \mathrm{V}_{\text {RMS }}$ |
| Output Voltage Swing | $R_{L}=10 \mathrm{k} \Omega$ | $\pm 12$ | $\pm 14$ | - | V |
|  | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ | $\pm 10$ | $\pm 13$ | - | V |
| Power Consumption |  | - | 150 | 200 | mW |
| Supply Current |  | - | 5 | 6.7 | mA |

## Typical Performance Curves



FIGURE 1. TRANSFER FUNCTION FOR VOLTAGE INPUTS


FIGURE 2. TRANSFER FUNCTION FOR CURRENT INPUTS

Typical Performance Curves (Continued)


FIGURE 3. SMALL SIGNAL BANDWIDTH vs INPUT CURRENT


FIGURE 5. MAXIMUM ERROR VOLTAGE AT THE OUTPUT vs INPUT VOLTAGE

## ICL8048 Detailed Description

The ICL8048 relies for its operation on the well known exponential relationship between the collector current and the base emitter voltage of a transistor:

$$
\begin{equation*}
I_{C}=I_{S}\left[\exp \left(\frac{q V_{B E}}{k T}\right)-1\right] \tag{EQ.1}
\end{equation*}
$$

For base emitter voltages greater than 100 mV , Equation 1 becomes
$\mathrm{I}_{\mathrm{C}}=\mathrm{I}_{\mathrm{S}} \exp \left(\frac{\mathrm{q} \mathrm{V}_{\mathrm{BE}}}{\mathrm{kT}}\right)$
From Equation 2, it can be shown that for two identical transistors operating at different collector currents, the $\mathrm{V}_{\mathrm{BE}}$ difference $\left(\Delta \mathrm{V}_{\mathrm{BE}}\right)$ is given by:
$\Delta \mathrm{V}_{\mathrm{BE}}=-2.303 \times \frac{\mathrm{kT}}{\mathrm{q}} \log _{10}\left[\frac{{ }^{\mathrm{I}} \mathrm{C} 1}{\mathrm{I}_{\mathrm{C} 2}}\right]$


FIGURE 4. MAXIMUM ERROR VOLTAGE AT THE OUTPUT vs INPUT CURRENT


FIGURE 6. SMALL SIGNAL VOLTAGE GAIN vs INPUT VOLTAGE FOR $\mathrm{R}_{\mathrm{S}}=\mathbf{1 0 k} \Omega$

Referring to Figure 7 it is clear that the potential at the collector of $\mathrm{Q}_{2}$ is equal to the $\Delta \mathrm{V}_{\mathrm{BE}}$ between $\mathrm{Q}_{1}$ and $\mathrm{Q}_{2}$. The output voltage is $\Delta \mathrm{V}_{\mathrm{BE}}$ multiplied by the gain of $\mathrm{A}_{2}$ :
$v_{\text {OUT }}=-2.303\left(\frac{R_{1}+R_{2}}{R_{2}}\right)\left(\frac{k T}{q}\right) \log _{10}\left[\frac{I_{I N}}{I_{R E F}}\right]$
The expression $2.303 \times \frac{\mathrm{kT}}{\mathrm{q}}$ has a numerical value of 59 mV at $25^{\circ} \mathrm{C}$; thus in order to generate $1 \mathrm{~V} /$ decade at the output, the ratio $\left(R_{1}+R_{2}\right) / R_{2}$ is chosen to be 16.9. For this scale factor to hold constant as a function of temperature, the $\left(R_{1}+R_{2}\right) / R_{2}$ term must have a $1 / T$ characteristic to compensate for $\mathrm{kT} / \mathrm{q}$.

In the ICL8048 this is achieved by making $\mathrm{R}_{1}$ a thin film resistor, deposited on the monolithic chip. It has a nominal value of $15.9 \mathrm{k} \Omega$ at $25^{\circ} \mathrm{C}$, and its temperature coefficient is


FIGURE 7. ICL8048 OFFSET AND SCALE FACTOR ADJUSTMENT
carefully designed to provide the necessary compensation. Resistor $R_{2}$ is external and should be a low T.C. type; it should have a nominal value of $1 \mathrm{k} \Omega$ to provide $1 \mathrm{~V} /$ decade, and must have an adjustment range of $\pm 20 \%$ to allow for production variations in the absolute value of $\mathrm{R}_{1}$.

## ICL8048 Offset and Scale Factor Adjustment

A log amp, unlike an op amp, cannot be offset adjusted by simply grounding the input. This is because the log of zero approaches minus infinity; reducing the input current to zero starves $\mathrm{Q}_{1}$ of collector current and opens the feedback loop around $A_{1}$. Instead, it is necessary to zero the offset voltage of $A_{1}$ and $A_{2}$ separately, and then to adjust the scale factor. Referring to Figure 7, this is done as follows:

1. Temporarily connect a $10 \mathrm{k} \Omega$ resistor $\left(\mathrm{R}_{0}\right)$ between pins 2 and 7. With no input voltage, adjust $\mathrm{R}_{4}$ until the output of $A_{1}(p i n 7)$ is zero. Remove $R_{0}$.
Note that for a current input, this adjustment is not necessary since the offset voltage of $A_{1}$ does not cause any error for current source inputs.
2. Set $I_{I N}=I_{R E F}=1 \mathrm{~mA}$. Adjust $R_{5}$ such that the output of $A_{2}$ (pin 10) is zero.
3. Set $\mathrm{I}_{\mathrm{I}}=1 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{REF}}=1 \mathrm{~mA}$. Adjust $\mathrm{R}_{2}$ for $\mathrm{V}_{\mathrm{OUT}}=3 \mathrm{~V}$ (for a $1 \mathrm{~V} /$ decade scale factor) or 6 V (for a $2 \mathrm{~V} /$ decade scale factor).
Step \#3 determines the scale factor. Setting $I_{I N}=1 \mu \mathrm{~A}$ optimizes the scale factor adjustment over a fairly wide dynamic range, from 1 mA to 1 nA . Clearly, if the ICL8048 is to be used for inputs which only span the range $100 \mu \mathrm{~A}$ to 1 mA , it would be better to set $l_{I N}=100 \mu A$ in Step \#3. Similarly, adjustment for other scale factors would require different $\mathrm{I}_{\mathrm{I}}$ and $\mathrm{V}_{\text {OUT }}$ values.

## Applications Information

## ICL8048 Scale Factor Adjustment

The scale factor adjustment procedures outlined previously for the ICL8048, are primarily directed towards setting up 1V
( $\Delta \mathrm{V}_{\text {OUT }}$ ) per decade ( $\Delta \mathrm{I}_{\mathrm{IN}}$ or $\Delta \mathrm{V}_{\mathrm{IN}}$ ) for the log amp, or one decade ( $\Delta \mathrm{V}_{\text {OUT }}$ ) per volt ( $\Delta \mathrm{V}_{\text {IN }}$ ) for the antilog amp.

This corresponds to $\mathrm{K}=1$ in the respective transfer functions:
$\mathrm{V}_{\text {OUT }}=-K \log _{10}\left[\frac{I_{I N}}{\mathrm{I}_{\text {REF }}}\right]$
By adjusting $R_{2}$ (Figure 7) the scale factor "K" in Equation 5 can be varied. The effect of changing K is shown graphically in Figure 8 for the log amp. The nominal value of $R_{2}$ required to give a specific value of $K$ can be determined from Equation 6. It should be remembered that $R_{1}$ has a $\pm 20 \%$ tolerance in absolute value, so that allowance shall be made for adjusting the nominal value of $R_{2}$ by $\pm 20 \%$.

$$
\begin{equation*}
\mathrm{R}_{2}=\frac{941}{(\mathrm{~K}-0.059)} \Omega \tag{EQ.6}
\end{equation*}
$$

## ICL8048 Automatic Offset Nulling Circuit

The ICL8048 is fundamentally a logarithmic current amplifier. It can be made to act as a voltage amplifier by placing a resistor between the current input and the voltage source but, since $\mathrm{I}_{\mathrm{IN}}=\left(\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\text {OFFSET }}\right) / R_{I N}$, this conversion is accurate only when $V_{I N}$ is much greater than the offset voltage. A substantial reduction of $\mathrm{V}_{\text {OFFSET }}$ would allow voltage operation over a 120 dB range.


FIGURE 8. EFFECT OF VARYING " $K$ " ON THE LOG AMPLIFIER


Figure 9 shows the ICL8048 in an automatic offset nulling configuration using the ICL7650S. The extremely low offset voltage of the ICL7650S forces its non-inverting input (and thus pin 2 of the ICL8048) to the same potential as its inverting input by nulling the first stage of the log amp. Since $\mathrm{V}_{\text {OFFSET }}$ is now within a few $\mu \mathrm{V}$ of ground potential, $\mathrm{R}_{\mathrm{IN}}$ can perform its voltage to current conversion much more accurately, and without an offset trimmer pot. Step 1 of the offset and scale factor adjustment is eliminated, simplifying calibration.

NOTE: The ICL7650S op amp has a maximum supply voltage of 18 V . The ICL8048 will operate at this voltage, but $\mathrm{I}_{\text {REF }}$ must be limited to $200 \mu \mathrm{~A}$ or less for proper calibration and operation. Best performance will be achieved when the ICL7650S has a $\pm 3 \mathrm{~V}$ to $\pm 8 \mathrm{~V}$ supply and the ICL8048 is at its recommended $\pm 15 \mathrm{~V}$ supply. See A053 for a method of powering the ICL7650S from a $\pm 15 \mathrm{~V}$ source.

## Frequency Compensation

Although the op amps in the ICL8048 are compensated for unity gain, some additional frequency compensation is required. This is because the log transistors in the feedback loop add to the loop gain. In the ICL8048, 150pF should be connected between Pins 2 and 7 (Figure 7).

## Error Analysis

Performing a meaningful error analysis of a circuit containing a $\log$ and antilog amplifiers is more complex than dealing with a similar circuit involving only op amps. In this data sheet every effort has been made to simplify the analysis task, without in any way compromising the validity of the resultant numbers.

The key difference in making error calculations in log/antilog amps, compared with op amps, is that the gain of the former is a function of the input signal level. Thus, it is necessary, when referring errors from output to input, or vice versa, to check the input voltage level, then determine the gain of the circuit by referring to the graphs given in the Typical Performance Curves section.

The various error terms in the log amplifier, the ICL8048, are Referred To the Output (RTO) of the device. The errors are expressed in this way because in the majority of systems a number of log amps interface with an antilog amp, as shown in Figure 10.


FIGURE 10.
It is very straightforward to estimate the system error at node (A) by taking the square root of the sum-of-the-squares of the errors of each contributing block.

Total Error $=\sqrt{x^{2}+y^{2}+z^{2}}$ at $(A)$
If required, this error can be referred to the system output through the voltage gain of the antilog circuit, using the voltage gain versus input voltage plot.

The numerical values of $x, y$, and $z$ in the above equation are obtained from the maximum error voltage plots. For example, with the ICL8048BC, the maximum error at the output is 30 mV at $25^{\circ} \mathrm{C}$. This means that the measured output will be within 30 mV of the theoretical transfer function, provided the unit has been adjusted per the procedures described previously. Figure 11 illustrates this point.


FIGURE 11. TRANSFER FUNCTION FOR CURRENT INPUTS
To determine the maximum error over the operating temperature range, the $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ absolute error values given in the table of electrical specifications should be used. For intermediate temperatures, assume a linear increase in the error between the $25^{\circ} \mathrm{C}$ value and the $70^{\circ} \mathrm{C}$ value.

It is important to note that the ICL8048 requires positive values of $I_{\text {REF }}$, and the input current must also be positive. Application of negative $I_{I_{N}}$ to the ICL8048 or negative $I_{R E F}$ will cause malfunction, and if maintained for long periods, would lead to device degradation. Some protection can be provided by placing a diode between pin 7 and ground.

## Setting Up the Reference Current

The input current reference pin (I $\mathrm{I}_{\mathrm{REF}}$ ) is not a true virtual ground. For the ICL8048, a fraction of the output voltage is seen on Pin 16 (Figure 7). This does not constitute an appreciable error provided $\mathrm{V}_{\text {REF }}$ is much greater than this voltage. A 10 V or 15 V reference satisfies this condition.

Alternatively, IREF can be provided from a true current source. One method of implementing such a current source is shown in Figure 12.


## Log of Ratio Circuit, Division

The ICL8048 may be used to generate the log of a ratio by modulating the $I_{\text {REF }}$ input. The transfer function remains the same, as defined by Equation 7:

$$
\begin{equation*}
\mathrm{V}_{\text {OUT }}=-\mathrm{K} \log _{10}\left[\frac{I_{\mathrm{IN}}}{I_{\text {REF }}}\right] \tag{EQ.7}
\end{equation*}
$$

Clearly it is possible to perform division using just one ICL8048, followed by an antilog amplifier. For multiplication, it is generally necessary to use two log amps, summing their outputs into an antilog amp.
To avoid the problems caused by the I REF input not being a true virtual ground (discussed in the previous section), the circuit of Figure 12 is again recommended if the $\mathrm{I}_{\text {REF }}$ input is to be modulated.

## Definition of Terms

In the definitions which follow, it will be noted that the various error terms are referred to the output of the log amp, and to the input of the antilog amp. The reason for this is explained on the previous page.

Dynamic Range. The dynamic range of the ICL8048 refers to the range of input voltages or currents over which the device is guaranteed to operate.
Error, Absolute Value. The absolute error is a measure of the deviation from the theoretical transfer function, after performing the offset and scale factor adjustments as outlined, (ICL8048). It is expressed in mV and referred to the linear axis of the transfer function plot. Thus, in the case of the ICL8048, it is a measure of the deviation from the theoretical output voltage for a given input current or voltage.

The absolute error specification is guaranteed over the dynamic range.

Error, \% of Full Scale. The error as a percentage of full scale can be obtained from the following relationship:

Error, \% of Full Scale $=\frac{100 \times \text { Error, absolute value }}{\text { Full Scale Output Voltage }}$

Temperature Coefficient of $\mathrm{V}_{\text {OUT }}$. For the ICL8048 the temperature coefficient refers to the drift with temperature of $V_{\text {OUT }}$ for a constant input current.

Power Supply Rejection Ratio. The ratio of the voltage change in the linear axis of the transfer function (VOUT for the ICL8048) to the change in the supply voltage, assuming that the log axis is held constant.
Wideband Noise. For the ICL8048, this is the noise occurring at the output under the specified conditions.
Scale Factor. For the log amp, the scale factor $(K)$ is the voltage change at the output for a decade (i.e., 10:1) change at the input. See Equation 5.

## Application Notes

For further applications assistance, see A007 "The ICL8048/8049 Monolithic Log-Antilog Amplifiers".

## Ceramic Dual-In-Line Frit Seal Packages (CERDIP)



NOTES:

1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
2. The maximum limits of lead dimensions $b$ and $c$ or $M$ shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
3. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness.
4. Corner leads ( $1, \mathrm{~N}, \mathrm{~N} / 2$, and $\mathrm{N} / 2+1$ ) may be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b2.
5. This dimension allows for off-center lid, meniscus, and glass overrun.
6. Dimension $Q$ shall be measured from the seating plane to the base plane.
7. Measure dimension S1 at all four corners.
8. N is the maximum number of terminal positions.
9. Dimensioning and tolerancing per ANSI Y14.5M - 1982.
10. Controlling dimension: $\operatorname{INCH}$.

F16.3 MIL-STD-1835 GDIP1-T16 (D-2, CONFIGURATION A) 16 LEAD CERAMIC DUAL-IN-LINE FRIT SEAL PACKAGE

|  | INCHES |  | MILLIMETERS |  | NOTES |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | MIN | MAX | MIN | MAX |  |  |  |  |  |
| A | - | 0.200 | - | 5.08 | - |  |  |  |  |
| b | 0.014 | 0.026 | 0.36 | 0.66 | 2 |  |  |  |  |
| b1 | 0.014 | 0.023 | 0.36 | 0.58 | 3 |  |  |  |  |
| b2 | 0.045 | 0.065 | 1.14 | 1.65 | - |  |  |  |  |
| b3 | 0.023 | 0.045 | 0.58 | 1.14 | 4 |  |  |  |  |
| c | 0.008 | 0.018 | 0.20 | 0.46 | 2 |  |  |  |  |
| c1 | 0.008 | 0.015 | 0.20 | 0.38 | 3 |  |  |  |  |
| D | - | 0.840 | - | 21.34 | 5 |  |  |  |  |
| E | 0.220 | 0.310 | 5.59 | 7.87 | 5 |  |  |  |  |
| e | 0.100 | BSC | 2.54 | BSC | - |  |  |  |  |
| eA | 0.300 | BSC | 7.62 BSC | - |  |  |  |  |  |
| eA/2 | $0.150 ~ B S C$ | $3.81 ~ B S C$ | - |  |  |  |  |  |  |
| L | 0.125 | 0.200 | 3.18 | 5.08 | - |  |  |  |  |
| Q | 0.015 | 0.060 | 0.38 | 1.52 | 6 |  |  |  |  |
| S1 | 0.005 | - | 0.13 | - | 7 |  |  |  |  |
| $\alpha$ | $90^{\circ}$ | $105^{\circ}$ | $90^{\circ}$ | $105^{\circ}$ | - |  |  |  |  |
| aaa | - | 0.015 | - | 0.38 | - |  |  |  |  |
| bbb | - | 0.030 | - | 0.76 | - |  |  |  |  |
| ccc | - | 0.010 | - | 0.25 | - |  |  |  |  |
| M | - | 0.0015 | - | 0.038 | 2,3 |  |  |  |  |
| N | 16 |  |  |  |  |  |  | 16 | 8 |

Rev. 0 4/94

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site www.intersil.com

## Sales Office Headquarters

Intersil Corporation
P. O. Box 883, Mail Stop 53-204

Melbourne, FL 32902
TEL: (321) 724-7000
FAX: (321) 724-7240

## EUROPE

Intersil SA
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: (32) 2.724.2111
FAX: (32) 2.724.22.05

## ASIA

Intersil (Taiwan) Ltd.
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: (886) 227169310
FAX: (886) 227153029

