
, 24小时加急出货 Order this document 捷多邦,专业PCB打样工厂

by BCP69T1/D

PNP Silicon **Epitaxial Transistor**

This PNP Silicon Epitaxial Transistor is designed for use in low voltage, high current applications. The device is housed in the SOT-223 package, which is designed for medium power surface mount applications.

- High Current: $I_C = -1.0$ Amp
- The SOT-223 Package can be soldered using wave or reflow.
- SOT-223 package ensures level mounting, resulting in improved thermal conduction, and allows visual inspection of soldered joints. The formed leads absorb thermal stress during soldering, eliminating the possibility of damage to the die.
- Available in 12 mm Tape and Reel Use BCP69T1 to order the 7 inch/1000 unit reel. Use BCP69T3 to order the 13 inch/4000 unit reel.
- NPN Complement is BCP68





Motorola Preferred Device

MEDIUM POWER PNP SILICON HIGH CURRENT TRANSISTOR SURFACE MOUNT



MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit Vdc	
Collector-Emitter Voltage	VCEO	-25		
Collector-Base Voltage	V _{CBO}	-20	Vdc	
Emitter-Base Voltage	V _{EBO}	-5.0	Vdc	
Collector Current	IC	-1.0	Adc	
Total Power Dissipation @ $T_A = 25^{\circ}C^{(1)}$ Derate above 25°C	PD	1.5 12	Watts mW/°C	
Operating and Storage Temperature Range	TJ, Tstg	-65 to 150	°C	

CE

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit	
Thermal Resistance — Junction-to-Ambient (surface mounted)	R _{θJA}	83.3	°C/W	
Lead Temperature for Soldering, 0.0625" from case Time in Solder Bath	Т	260 10	°C Sec	

1. Device mounted on a glass epoxy printed circuit board 1.575 in. x 1.575 in. x 0.059 in.; mounting pad for the collector lead min. 0.93 sq. in. WWW.DZSC.COM

Thermal Clad is a trademark of the Bergquist Company referred devices are Motorola recommended choices for future use and best overall value. dfrexsz.com



BCP69T1

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristics	Symbol	Min	Turn	Max	L Imit
Characteristics	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Breakdown Voltage ($I_C = -100 \ \mu Adc$, $I_E = 0$)	V(BR)CES	-25	-	—	Vdc
Collector-Emitter Breakdown Voltage ($I_C = -1.0 \text{ mAdc}, I_B = 0$)	V(BR)CEO	-20	-	—	Vdc
Emitter-Base Breakdown Voltage ($I_E = -10 \ \mu Adc$, $I_C = 0$)	V(BR)EBO	-5.0	—	—	Vdc
Collector-Base Cutoff Current (V _{CB} = -25 Vdc, I _E = 0)	ІСВО	—	-	-10	μAdc
Emitter-Base Cutoff Current ($V_{EB} = -5.0 \text{ Vdc}, I_{C} = 0$)	IEBO	—	—	-10	μAdc
ON CHARACTERISTICS	•			•	-
DC Current Gain $(I_{C} = -5.0 \text{ mAdc}, V_{CE} = -10 \text{ Vdc})$ $(I_{C} = -500 \text{ mAdc}, V_{CE} = -1.0 \text{ Vdc})$ $(I_{C} = -1.0 \text{ Adc}, V_{CE} = -1.0 \text{ Vdc})$	hFE	50 85 60		 375 	-
Collector-Emitter Saturation Voltage ($I_C = -1.0 \text{ Adc}$, $I_B = -100 \text{ mAdc}$)	V _{CE(sat)}	—	—	-0.5	Vdc
Base-Emitter On Voltage ($I_C = -1.0 \text{ Adc}$, $V_{CE} = -1.0 \text{ Vdc}$)	V _{BE(on)}	—	-	-1.0	Vdc
DYNAMIC CHARACTERISTICS	•	-	•	•	-
Current-Gain — Bandwidth Product ($I_C = -10$ mAdc, $V_{CE} = -5.0$ Vdc)	fT	—	60	-	MHz

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. DC Current Gain




Figure 3. Saturation and "ON" Voltages




Figure 2. Current Gain Bandwidth Product




Figure 4. Capacitances

INFORMATION FOR USING THE SOT-223 SURFACE MOUNT PACKAGE

POWER DISSIPATION

The power dissipation of the SOT-223 is a function of the input pad size. These can vary from the minimum pad size for soldering to the pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by $T_J(max)$, the maximum rated junction temperature of the die, $R_{\theta JA}$, the thermal resistance from the device junction to ambient; and the operating temperature, T_A . Using the values provided on the data sheet for the SOT-223 package, P_D can be calculated as follows.

$$P_{D} = \frac{T_{J(max)} - T_{A}}{R_{\theta}JA}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into

MOUNTING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference should be a maximum of 10°C.

the equation for an ambient temperature T_A of 25°C, one can calculate the power dissipation of the device which in this case is 1.5 watts.

$$P_{D} = \frac{150^{\circ}C - 25^{\circ}C}{83.3^{\circ}C/W} = 1.5 \text{ watts}$$

The 83.3° C/W for the SOT-223 package assumes the recommended collector pad area of 965 sq. mils on a glass epoxy printed circuit board to achieve a power dissipation of 1.5 watts. If space is at a premium, a more realistic approach is to use the device at a P_D of 833 mW using the footprint shown. Using a board material such as Thermal Clad, a power dissipation of 1.6 watts can be achieved using the same footprint.


- The soldering temperature and time should not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient should be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling

* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS


Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



BCP69T1

PACKAGE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and **(a)** are registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employee.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 or 602–303–5454

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–81–3521–8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298

