查询BQ4017供应商

捷多邦,专业PCB打样工厂,24小时加急出货

bq4017/bq4017Y

2048Kx8 Nonvolatile SRAM

Features

General Description

 Data retention in the absence of power

RODE

- Automatic write-protection during power-up/power-down cycles
- Conventional SRAM operation; unlimited write cycles
- 5-year minimum data retention in absence of power
- Battery internally isolated until power is applied

The CMOS bq4017 is a nonvolatile 16,777,216-bit static RAM organized as 2,097,152 words by 8 bits. The integral control circuitry and lithium energy source provide reliable nonvolatility coupled with the unlimited write cycles of standard SRAM.

The control circuitry constantly monitors the single 5V supply for an out-of-tolerance condition. When Vcc falls out of tolerance, the SRAM is unconditionally write-protected to prevent an inadvertent write operation. At this time the integral energy source is switched on to sustain the memory until after V_{CC} returns valid.

The bq4017 uses extremely low standby current CMOS SRAMs, coupled with small lithium coin cells to provide nonvolatility without long write-cycle times and the write-cycle limitations associated with EE-PROM.

The bq4017 has the same interface as industry-standard SRAMs and requires no external circuitry.

Pin Connections						
NC 00 00 00 00 00 00 00 00 00 00 00 00 00	4 5 6 7 8 9 10 11 12 13 14 15		32 31 30 29 28 27 26 25 24	V_{CC} A_{19} NC A_{15} A_{17} WE A_{13} A_{8} A_{9} A_{11} A_{10} CE DQ_{7} DQ_{6} DQ_{3}		
3	6-Pir	n DIP N	lodul	е		

Pin Names

NC

PN401701.ep

A0-A20Address inputsDQ0-DQ7Data input/outputCEChip enable inputOEOutput enable inputWEWrite enable inputVccSupply voltage inputVssGround

No connect

Block Diagram OF Ao -A18 4 x 512K x 8 SRAM Block WE DQ0 -DQ7 Power 4 CE Power-Vcc Fail Control A19-A20 Lithium Cell W.DZSC

Selection Guide

Part Number	Maximum Access Time (ns)	Negative Supply Tolerance	Part Number	Maximum Access Time (ns)	Negative Supply Tolerance
bq4017MC -70	70	-5%	bq4017YMC -70	70	-10%

5/95



Functional Description

When power is valid, the bq4017 operates as a standard CMOS SRAM. During power-down and power-up cycles, the bq4017 acts as a nonvolatile memory, automatically protecting and preserving the memory contents.

Power-down/power-up control circuitry constantly monitors the V_{CC} supply for a power-fail-detect threshold V_{PFD}. The bq4017 monitors for V_{PFD} = 4.62V typical for use in systems with 5% supply tolerance. The bq4017Y monitors for V_{PFD} = 4.37V typical for use in systems with 10% supply tolerance.

When V_{CC} falls below the V_{PFD} threshold, the SRAM automatically write-protects the data. All outputs become high impedance, and all inputs are treated as "don't care." If a valid access is in process at the time of power-fail detection, the memory cycle continues to completion. If the memory cycle fails to terminate within time t_{WPT} , write-protection takes place.

As V_{CC} falls past V_{PFD} and approaches 3V, the control circuitry switches to the internal lithium backup supply, which provides data retention until valid V_{CC} is applied.

When V_{CC} returns to a level above the internal backup cell voltage, the supply is switched back to V_{CC} . After V_{CC} ramps above the V_{PFD} threshold, write-protection continues for a time t_{CER} (120ms maximum) to allow for processor stabilization. Normal memory operation may resume after this time.

The internal coin cells used by the bq4017 have an extremely long shelf life. The bq4017 provides data retention for more than 5 years in the absence of system power.

As shipped from Unitrode, the integral lithium cells are electrically isolated from the memory. (Self-discharge in this condition is approximately 0.5% per year.) Following the first application of V_{CC} , this isolation is broken, and the lithium backup provides data retention on subsequent power-downs.

Truth Table

Mode	CE	WE	ŌE	I/O Operation	Power
Not selected	Н	Х	Х	High Z	Standby
Output disable	L	Н	Н	High Z	Active
Read	L	Н	L	D _{OUT}	Active
Write	L	L	X	D _{IN}	Active

Absolute Maximum Ratings

Symbol	Parameter	Value	Unit	Conditions
V _{CC}	DC voltage applied on V_{CC} relative to $V_{\rm SS}$	-0.3 to 7.0	V	
V _T	DC voltage applied on any pin excluding V_{CC} relative to $V_{\rm SS}$	-0.3 to 7.0	V	$V_T \leq V_{CC} + 0.3$
T _{OPR}	Operating temperature	0 to +70	°C	
T _{STG}	Storage temperature	-40 to +70	°C	
T _{BIAS}	Temperature under bias	-10 to +70	°C	
TSOLDER	Soldering temperature	+260	°C	For 10 seconds

Note: Permanent device damage may occur if **Absolute Maximum Ratings** are exceeded. Functional operation should be limited to the Recommended DC Operating Conditions detailed in this data sheet. Exposure to conditions beyond the operational limits for extended periods of time may affect device reliability.

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Notes
77	C l It	4.5	5.0	5.5	V	bq4017Y
V _{CC}	Supply voltage	4.75	5.0	5.5	V	bq4017
V _{SS}	Supply voltage	0	0	0	V	
VIL	Input low voltage	-0.3	-	0.8	V	
VIH	Input high voltage	2.2	-	V _{CC} + 0.3	V	

Recommended DC Operating Conditions (T_A = 0 to 70°C)

Note: Typical values indicate operation at T_A = 25 $^{\circ}\mathrm{C}.$

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Conditions/Notes
I_{LI}	Input leakage current	-	-	± 4	μA	$V_{\rm IN}$ = $V_{\rm SS}$ to $V_{\rm CC}$
ILO	Output leakage current	-	-	± 4	μΑ	$\label{eq:eq:constraint} \begin{array}{c} \overline{\underline{CE}} = V_{IH} \mbox{ or } \overline{OE} = V_{IH} \mbox{ or } \\ \overline{WE} = V_{IL} \end{array}$
VOH	Output high voltage	2.4	-	-	V	I _{OH} = -1.0 mA
Vol	Output low voltage	-	-	0.4	V	$I_{OL} = 2.1 \text{ mA}$
$I_{\rm SB1}$	Standby supply current	-	7	17	mA	$\overline{\mathrm{CE}} = \mathrm{V}_{\mathrm{IH}}$
I _{SB2}	Standby supply current	-	2.5	5	mA	$\begin{array}{l} \frac{0V}{CE} \leq V_{IN} \leq 0.2V, \\ \overline{CE} \geq V_{CC} \text{ - } 0.2V, \\ \text{or } V_{IN} \geq V_{CC} \text{ - } 0.2 \end{array}$
I _{CC}	Operating supply current	-	75	115	mA	$\label{eq:min.cycle, duty = 100\%,} \frac{Min. cycle, duty = 100\%,}{CE = V_{IL}, I_{I/O} = 0mA,} \\ A19 < V_{IL} \text{ or } A19 > V_{IH}, \\ A20 < V_{IL} \text{ or } A20 > V_{IH} \\ \end{array}$
37		4.55	4.62	4.75	V	bq4017
V_{PFD}	Power-fail-detect voltage	4.30	4.37	4.50	V	bq4017Y
Vso	Supply switch-over voltage	-	3	-	V	

DC Electrical Characteristics (T_A = 0 to 70°C, V_{CCmin} \leq V_{CC} \leq V_{CCmax})

Note: Typical values indicate operation at $T_A = 25^{\circ}C$, $V_{CC} = 5V$.


Capacitance (T_A = 25°C, F = 1MHz, V_{CC} = 5.0V)

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Conditions
CI/O	Input/output capacitance	-	-	40	$_{\rm pF}$	Output voltage = 0V
C _{IN}	Input capacitance	-	-	40	\mathbf{pF}	Input voltage = 0V

Note: These parameters are sampled and not 100% tested.

AC Test Conditions

Parameter	Test Conditions
Input pulse levels	0V to 3.0V
Input rise and fall times	5 ns
Input and output timing reference levels	1.5 V (unless otherwise specified)
Output load (including scope and jig)	See Figures 1 and 2









Figure 2. Output Load B

Read Cycle (TA = 0 to 70°C, VCCmin \leq VCC \leq VCCmax)

		-70			
Symbol	Parameter	Min.	Max.	Unit	Conditions
$t_{\rm RC}$	Read cycle time	70	-	ns	
tAA	Address access time	-	70	ns	Output load A
tACE	Chip enable access time	-	70	ns	Output load A
toe	Output enable to output valid	-	35	ns	Output load A
$t_{\rm CLZ}$	Chip enable to output in low Z	5	-	ns	Output load B
tolz	Output enable to output in low Z	5	-	ns	Output load B
$t_{\rm CHZ}$	Chip disable to output in high Z	0	25	ns	Output load B
t _{OHZ}	Output disable to output in high Z	0	25	ns	Output load B
t _{OH}	Output hold from address change	10	-	ns	Output load A



- 2. Device is continuously selected: $\overline{\rm CE}$ = $\overline{\rm OE}$ = $V_{\rm IL}.$
- 3. Address is valid prior to or coincident with $\overline{\rm CE}$ transition low.
- $4. \quad \overline{OE} = V_{IL}.$
- 5. Device is continuously selected: $\overline{CE} = V_{IL}$.

		-7	70		
Symbol	Parameter	Min.	Max.	Units	Conditions/Notes
t_{WC}	Write cycle time	70	-	ns	
$t_{\rm CW}$	Chip enable to end of write	65	-	ns	(1)
t_{AW}	Address valid to end of write	65	-	ns	(1)
$t_{\rm AS}$	Address setup time	0	-	ns	Measured from address valid to be- ginning of write. (2)
t_{WP}	Write pulse width	55	-	ns	Measured from beginning of write to end of write. (1)
$t_{\rm WR1}$	Write recovery time (write cycle 1)	5	-	ns	Measured from $\overline{\text{WE}}$ going high to end of write cycle. (3)
$t_{ m WR2}$	Write recovery time (write cycle 2)	15	-	ns	Measured from \overline{CE} going high to end of write cycle. (3)
$t_{\rm DW}$	Data valid to end of write	30	-	ns	Measured to first low-to-high transition of either $\overrightarrow{\text{CE}}$ or $\overrightarrow{\text{WE}}$.
$t_{\rm DH1}$	Data hold time (write cycle 1)	0	-	ns	Measured from $\overline{\text{WE}}$ going high to end of write cycle. (4)
$t_{\rm DH2}$	Data hold time (write cycle 2)	10	-	ns	Measured from \overline{CE} going high to end of write cycle. (4)
twz	Write enabled to output in high Z	0	25	ns	I/O pins are in output state. (5)
tow	Output active from end of write	5	-	ns	I/O pins are in output state. (5)

Write Cycle (T_A = 0 to 70°C, V_{CCmin} \leq V_{CC} \leq V_{CCmax})


Notes: 1

1. A write ends at the earlier transition of $\overline{\text{CE}}$ going high and $\overline{\text{WE}}$ going high.

2. A write occurs during the overlap of a low \overline{CE} and a low \overline{WE} . A write begins at the later transition of \overline{CE} going low and \overline{WE} going low.


- 3. Either $t_{WR1} \mbox{ or } t_{WR2} \mbox{ must}$ be met.
- 4. Either t_{DH1} or t_{DH2} must be met.

5. If \overline{CE} goes low simultaneously with \overline{WE} going low or after \overline{WE} going low, the outputs remain in high-impedance state.



Write Cycle No. 1 (WE-Controlled) ^{1,2,3}

Write Cycle No. 2 (CE-Controlled) ^{1,2,3,4,5}





1. $\overline{\text{CE}}$ or $\overline{\text{WE}}$ must be high during address transition.

- Because I/O may be active ($\overline{\rm OE}$ low) during this period, data input signals of opposite polarity to the 2.outputs must not be applied.
- 3. If $\overline{\text{OE}}$ is high, the I/O pins remain in a state of high impedance.
- 4. Either t_{WR1} or t_{WR2} must be met.
- 5.Either t_{DH1} or t_{DH2} must be met.

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Conditions
$t_{\rm PF}$	V_{CC} slew, 4.75 to 4.25 V	300	-	-	μs	
$t_{\rm FS}$	V_{CC} slew, 4.25 to $V_{\rm SO}$	10	-	-	μs	
$t_{\rm PU}$	V _{CC} slew, V _{SO} to V _{PFD} (max.)	0	-	-	μs	
t_{CER}	Chip enable recovery time	40	80	120	ms	Time during which SRAM is write-protected after V _{CC} passes V _{FPD} on power-up.
$t_{\rm DR}$	Data-retention time in absence of V_{CC}	5	-	-	years	$T_A = 25^{\circ}C.(2)$
$t_{\rm WPT}$	Write-protect time	40	100	150	μs	$\begin{array}{l} \mbox{Delay after } V_{CC} \mbox{ slews} \\ \mbox{down past } V_{PFD} \mbox{ before} \\ \mbox{SRAM is write-protected}. \end{array}$


Power-Down/Power-Up Cycle (TA = 0 to 70°C)

Notes: 1. Typical values indicate operation at $T_A = 25^{\circ}C$, $V_{CC} = 5V$.

2. Batteries are disconnected from circuit until after V_{CC} is applied for the first time. t_{DR} is the accumulated time in absence of power beginning when power is first applied to the device.


Caution: Negative undershoots below the absolute maximum rating of -0.3V in battery-backup mode may affect data integrity.

Power-Down/Power-Up Timing



PD-B

MC: 36-Pin C-Type Module




36-Pin MC (C-Type Module)

Dimension	Minimum	Maximum
Α	0.365	0.375
A1	0.015	-
В	0.017	0.023
С	0.008	0.013
D	2.070	2.100
E	0.710	0.740
е	0.590	0.630
G	0.090	0.110
L	0.120	0.150
S	0.175	0.210

All dimensions are in inches.

Ordering Information



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated