
查询ADC10731CIWM供应商



May 1999



ADC10731/ADC10732/ADC10734/ADC10738 10-Bit Plus Sign Serial I/O A/D Converters with Mux, Sample/Hold and Reference

General Description

This series of CMOS 10-bit plus sign successive approximation A/D converters features versatile analog input multiplexers, sample/hold and a 2.5V band-gap reference. The 1-, 2-, 4-, or 8-channel multiplexers can be software configured for single-ended or differential mode of operation.

An input sample/hold is implemented by a capacitive reference ladder and sampled-data comparator. This allows the analog input to vary during the A/D conversion cycle.

In the differential mode, valid outputs are obtained even when the negative inputs are greater than the positive because of the 10-bit plus sign output data format.

The serial I/O is configured to comply with the NSC MI-CROWIRETM serial data exchange standard for easy interface to the COPSTM and HPCTM families of controllers, and can easily interface with standard shift registers and microprocessors.

Features

- 0V to 5V analog input range with single 5V power supply
- Serial I/O (MICROWIRE compatible)
- 1-, 2-, 4-, or 8-channel differential or single-ended multiplexer


- Software or hardware power down
- Analog input sample/hold function
- Ratiometric or absolute voltage referencing
- No zero or full scale adjustment required
- No missing codes over temperature
- TTL/CMOS input/output compatible
- Standard DIP and SO packages

Key Specifications

Resolution	10 bits plus sign
Single supply	5V
Power dissipation	37 mW (Max)
In powerdown mode	18 µW
Conversion time	5µs (Max)
 Sampling rate 	74 kHz (Max)
Band-gap reference	2.5V ±2% (Max)

Applications


- Medical instrumentsPortable and remote instrumentation
- Portable and remo
 Test equipment



Sample/Hold and Reference ADC10731/ADC10732/ADC10734/ADC10738 10-Bit Plus Sign Serial I/O A/D Converters with Mux



© 1999 National Semiconductor Corporation DS011390



	Industrial Temperatur	e Range	Package	
	$-40^{\circ}C \le T_A \le +85^{\circ}$	°C		
	ADC10731CIWM		M16B	
	ADC10732CIWM		M20B	
	ADC10734CIMSA		MSA20	
	ADC10734CIWM		M20B	
	ADC10738CIWM		M24B	
Pin De	scriptions			
CLK	The clock applied to this input controls the suc- cessive approximation conversion time interval, the acquisition time and the rate at which the se- rial data exchange occurs. The rising edge loads	V _{REF} -	maintain acc	voltage reference input. In order uracy, the voltage at this pin mu w GND - 50 mV or exceed A
	the information on the DI pin into the multiplexer address shift register. This address controls which channel of the analog input multiplexer (MUX) is selected. The falling edge shifts the data resulting from the A/D conversion out on	AV ⁺ , DV ⁺	pins. These power supply	he analog and digital power supp pins should be tied to the sar / and bypassed separately. The or ge range of AV ⁺ and DV ⁺ is 4.5 V
	DO. $\overline{\text{CS}}$ enables or disables the above functions.	DGND		igital ground pin.
	The clock frequency applied to this input can be between 5 kHz and 3 MHz.	AGND		nalog ground pin.
DI	This is the serial data input pin. The data applied to this pln is shifted by CLK into the multiplexer			
	address register. <i>Tables 1, 2, 3</i> show the multiplexer address assignment.			
DO	The data output pin. The A/D conversion result (DB0-SIGN) are clocked out by the failing edge of CLK on this pin.			
CS	This is the chip select input pin. When a logic low is applied to this pin, the rising edge of CLK shifts the data on DI into the address register. This low also brings DO out of TRI-STATE after a conversion has been completed.			
PD	This is the power down input pin. When a logic high is applied to this pin the A/D is powered down. When a low is applied the A/D is powered up.			
SARS	This is the successive approximation register status output pin. When \overline{CS} is high this pin is in TRI-STATE. With \overline{CS} low this pin is active high when a conversion is in progress and active low at all other times.			
CH0-CH7	These are the analog inputs of the MUX. A chan- nel input is selected by the address information at the DI pin, which is loaded on the rising edge of CLK into the address register (see <i>Tables 1, 2,</i> <i>3</i>).			
	The voltage applied to these inputs should not exceed AV ⁺ or go below GND by more than 50 mV. Exceeding this range on an unselected channel will corrupt the reading of a selected channel.			
СОМ	This pin is another analog input pln. It can be used as a "pseudo ground" when the analog multiplexer is single-ended.			
V _{REF} +	This is the positive analog voltage reference in- put. In order to maIntaln accuracy, the voltage range V_{REF} ($V_{REF} = V_{REF}$ +- V_{REF} -) is 0.5 V_{DC} to 5.0 V_{DC} and the voltage at V_{REF} + cannot exceed			

Absolute Maximum Ratings (Notes 1, 3) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

.

Supply Voltage ($V^+ = AV^+ = DV^+$)	6.5V
Total Reference Voltage	
(V _{REF} +-V _{REF} -)	6.5V
Voltage at Inputs and Outputs	V ⁺ + 0.3V to -0.3V
Input Current at Any Pin (Note 4)	30 mA
Package Input Current (Note 4)	120 mA
Package Dissipation at $T_A = 25^{\circ}C$	
(Note 5)	500 mW
ESD Susceptability (Note 6)	
Human Body Model	2500V
Machine Model	150V
Soldering Information	
N packages (10 seconds)	260°C
SO Package (Note 7)	

Vapor Phase (60 seconds)	215°C
Infrared (15 seconds)	220°C
Storage Temperature	-40°C to +150°C

Operating Ratings (Notes 2, 3)

Operating Temperature Range ADC10731CIWM.	$T_{MIN} \leq T_{A} \leq T_{MAX}$
ADC10732CIWM,	
ADC10734CIWM,	
ADC10734CIMSA,	
ADC10738CIWM	$-40^{\circ}C \le T_A \le +85^{\circ}C$
Supply Voltage	
$(V^{+} = AV^{+} = DV^{+})$	+4.5V to +5.5V
V _{REF} +	AV ⁺ +50 mV to -50 mV
V _{REF} -	AV ⁺ +50 mV to -50 mV
$V_{REF} (V_{REF} + - V_{REF} -)$	+0.5V to V ⁺

Electrical Characteristics

The following specifications apply for V⁺ = AV⁺ = DV⁺ = +5.0 V_{DC}, V_{REF}⁺ = 2.5 V_{DC}, V_{REF}⁻ = GND, V_{IN}⁻ = 2.5V for Signed Characteristics, V_{IN}⁻ = GND for Unsigned Characteristics and f_{CLK} = 2.5 MHz unless otherwise specified. **Boldface limits apply for T_A = T_J = T_{MIN} to T_{MAX}; all other limits T_A = T_J = +25°C. (Notes 8, 9, 10)**

Symbol	Parameter	Conditions	Typical	Limits	Units
			(Note 11)	(Note 12)	(Limits)
SIGNED S	STATIC CONVERTER CHARACTERIST	CS			
	Resolution with No Missing Codes			10 + Sign	Bits
TUE	Total Unadjusted Error (Note 13)			±2.0	LSB(max)
INL	Positive and Negative Integral			±1.25	LSB(max)
	Linearity Error				
	Positive and Negative			±1.5	LSB(max)
	Full-Scale Error				
	Offset Error			±1.5	LSB(max)
	Power Supply Sensitivity				
	Offset Error	$V^{+} = +5.0V \pm 10\%$	±0.2	±1.0	LSB(max)
	+ Full-Scale Error		±0.2	±1.0	LSB(max)
	- Full-Scale Error		±0.1	±0.75	LSB(max
	DC Common Mode Error (Note 14)	V_{IN} + = V_{IN} - = V_{IN} where	±0.1	±0.33	LSB(max
		$5.0V \ge V_{IN} \ge 0V$			
	Multiplexer Channel to		±0.1		LSB
	Channel Matching				
UNSIGNE	D STATIC CONVERTER CHARACTERI	STICS			
	Resolution with No Missing Codes			10	Bits
TUE	Total Unadjusted Error (Note 13)	V _{REF} + = 4.096V	±0.75		LSB
INL	Integral Linearity Error	V _{REF} + = 4.096V	±0.50		LSB
	Full-Scale Error	V _{REF} + = 4.096V		±1.25	LSB(max)
	Offset Error	V _{REF} + = 4.096V		±1.25	LSB(max)
	Power Supply Sensitivity				
	Offset Error	$V^{+} = +5.0V \pm 10\%$	±0.1		LSB
	Full-Scale Error	V _{REF} + = 4.096V	±0.1		LSB
	DC Common Mode Error (Note 14)	V_{IN} + = V_{IN} - = V_{IN} where +5.0V $\geq V_{IN} \geq 0V$	±0.1		LSB
	Multiplexer Channel to Channel Matching	V _{REF} + = 4.096V	±0.1		LSB

Characte	ving specifications apply for V ⁺ = AV ⁺ = ristics, V _{IN} ⁻ = GND for Unsigned Charac $\mathbf{A} = \mathbf{T}_{J} = \mathbf{T}_{MIN}$ to \mathbf{T}_{MAX} ; all other limits T	cteristics and f _{CLK} = 2.5 MHz ur	less otherwise s	pecified. Boldface	e limits ap-
ply for T Symbol	$a_i = T_J = T_{MIN}$ to T_{MAX} ; all other limits T Parameter	$T_{A} = T_{J} = +25^{\circ}C.$ (Notes 8, 9, 10 Conditions) Typical (Note 11)	Limits (Note 12)	Units (Limits)
DYNAMIC	SIGNED CONVERTER CHARACTERIS	STICS	,	, ,	, ,
S/(N+D)	Signal-to-Noise Plus Distortion Ratio	$V_{IN} = 4.85 V_{PP},$	67		dB
		and f _{IN} = 1 kHz to 15 kHz			
ENOB	Effective Number of Bits	V _{IN} = 4.85 V _{PP} ,	10.8		Bits
		and f _{IN} = 1 kHz to 15 kHz			
THD	Total Harmonic Distortion	V _{IN} = 4.85 V _{PP} ,	-78		dB
		and f _{IN} = 1 kHz to 15 kHz			
MD	Intermodulation Distortion	$V_{IN} = 4.85 V_{PP},$	-85		dB
		and $f_{IN} = 1 \text{ kHz}$ to 15 kHz			
	Full-Power Bandwidth	V_{IN} = 4.85 V_{PP} , where	380		kHz
		S/(N + D) Decreases			
		3 dB			
	Multiplexer Channel to Channel	f _{IN} = 15 kHz	-80		dB
	UNSIGNED CONVERTER CHARACTE	V_{REF} + = 4.096V,			
S/(N+D)	Signal-to-Noise Plus Distortion Ratio	$V_{REF}^{+} = 4.096V$, $V_{IN} = 4.0 V_{PP}$, and	60		dB
			00		UD
	Effective Bits	$f_{IN} = 1 \text{ kHz to } 15 \text{ kHz}$ $V_{REE} + = 4.096 \text{V},$			
		$V_{REF}^{+} = 4.096V$, $V_{IN} = 4.0 V_{PP}$, and	9.8		Bits
		$f_{\rm IN} = 1$ kHz to 15 kHz	5.0		Dits
THD	Total Harmonic Distortion	V_{REE} + = 4.096V,			
IIID		$V_{REF} = 4.030V$, $V_{IN} = 4.0 V_{PP}$, and	-70		dB
		$f_{IN} = 1 \text{ kHz to } 15 \text{ kHz}$	-70		UD
IMD	Intermodulation Distortion	V_{REF} + = 4.096V,			
		$V_{REF} = 4.0 V_{PP}$, and	-73		dB
		$f_{IN} = 1 \text{ kHz to } 15 \text{ kHz}$	-15		UD
	Full-Power Bandwidth	$V_{IN} = 4.0 V_{PP},$			
		V_{RFF} + = 4.096V,	380		kHz
		where S/(N+D) decreases			
		3 dB			
	Multiplexer Channel to Channel	$f_{IN} = 15 \text{ kHz},$			
	Crosstalk	V _{REF} + = 4.096V	-80		dB
REFEREN	CE INPUT AND MULTIPLEXER CHAR	ACTERISTICS			
	Reference Input Resistance		7		kΩ
				5.0	kΩ(min)
				9.5	kΩ(max)
C _{REF}	Reference Input Capacitance		70		pF
	MUX Input Voltage			-50	mV(min)
				AV+ +50 mV	(max)
CIM	MUX Input Capacitance		47		pF
		On Channel = 5V and	-0.4	-3.0	µA(max)
	Off Channel Leakage Current	Off Channel = 0V			
	(Note 15)	On Channel = 0V and	0.4	3.0	µA(max)
		Off Channel = 5V			
	On Channel Leakage Current	On Channel = 5V and	0.4	3.0	µA(max)

Electrical Characteristics (Continued)

The following specifications apply for V⁺ = AV⁺ = DV⁺ = +5.0 V_{DC}, V_{REF}⁺ = 2.5 V_{DC}, V_{REF}⁻ = GND, V_{IN}⁻ = 2.5V for Signed Characteristics, V_{IN}⁻ = GND for Unsigned Characteristics and f_{CLK} = 2.5 MHz unless otherwise specified. **Boldface limits apply for T_A = T_J = T_{MIN} to T_{MAX}**; all other limits T_A = T_J = +25°C. (Notes 8, 9, 10) Parameter Conditions Symbol Typical Limits Units (Note 11) (Note 12) (Limits) REFERENCE INPUT AND MULTIPLEXER CHARACTERISTICS (Note 15) Off Channel = 0V On Channel = 0V and -0.4 -3.0 µA(max) Off Channel = 5V **REFERENCE CHARACTERISTICS** 2.5V ±2% V_{RFF}Out Reference Output Voltage 2.5V ±0.5% V(max) $\Delta V_{REE} / \Delta T$ V_{RFF}Out Temperature Coefficient ±40 ppm/°C Load Regulation, Sourcing $0 \text{ mA} \leq I_{L} \leq +4 \text{ mA}$ ±0.003 ±0.05 %/mA(max) $\Delta V_{REF} / \Delta I_{L}$ ±0.2 $\Delta V_{REF} / \Delta I_L$ | Load Regulation, Sinking $0 \text{ mA} \leq I_{L} \leq -1 \text{ mA}$ ±0.6 %/mA(max) Line Regulation 5V ±10% ±0.3 ±2.5 mV(max) $V_{REF}Out = 0V$ Short Circuit Current 13 22 mA(max) I_{SC} 10 Hz to 10 kHz, 5 Noise Voltage μV $C_1 = 100 \ \mu F$ Long-term Stability ±120 ppm/kHr $\Delta V_{\mathsf{REF}} / \Delta t$ Start-Up Time C_L = 100 µF 100 ms t_{su} DIGITAL AND DC CHARACTERISTICS $V^{+} = 5.5V$ Logical "1" Input Voltage 2.0 V(min) V_{IN(1)} V_{IN(0)} Logical "0" Input Voltage $V^{+} = 4.5V$ 0.8 V(max) $V_{IN} = 5.0V$ I_{IN(1)} Logical "1" Input Current 0.005 +2.5 µA(max) $V_{IN} = 0V$ Logical "0" Input Current -0.005 -2.5 µA(max) I_{IN(0)} Logical "1" Output Voltage V⁺ = 4.5V, I_{OUT} = -360 µA 2.4 V(min) V_{OUT(1)} $V^+ = 4.5V, I_{OUT} = -10 \ \mu A$ V(min) 4.5 V⁺ = 4.5V, I_{OUT} = 1.6 mA Logical "0" Output Voltage 0.4 V(min) V_{OUT(0)} **TRI-STATE** Output Current $V_{OUT} = 0V$ -0.1 -3.0 µA(max) I_{OUT} $V_{OUT} = 5V$ +0.1 +3.0 µA(max) +l_{sc} $V_{OUT} = 0V, V^+ = 4.5V$ Output Short Circuit Source Current -30 -15 mA(min) $V_{OUT} = V^+ = 4.5V$ -I_{sc} Output Short Circuit Sink Current 30 15 mA(min) CS = HIGH, Power Up Digital Supply Current 0.9 1.3 I_D + mA(max) \overline{CS} = HIGH, Power Down 0.2 (Note 17) 0.4 mA(max) $\overline{\text{CS}}$ = HIGH, Power Down, 0.5 50 µA(max) and CLK Off CS = HIGH, Power Up I_A + 2.7 6.0 Analog Supply Current mA(max) $\overline{\text{CS}}$ = HIGH, Power Down (Note 17) 3 15 µA(max) IREF **Reference Input Current** V_{REF} + = +2.5V and 0.6 mA(max) CS = HIGH, Power Up AC CHARACTERISTICS Clock Frequency 3.0 2.5 MHz(max) $\mathsf{f}_{\mathsf{CLK}}$ kHz(min) 5 Clock Duty Cycle 40 %(min) 60 %(max) **Conversion Time** 12 12 t_C Clock Cycles 5 5 µs(max) Acquisition Time 4.5 4.5 Clock t_A Cycles 2 2 µs(max)

The follow Characte ply for T	wing specifications apply for V ⁺ = AV ⁺ = DV ⁺ ristics, V _{IN} ⁻ = GND for Unsigned Characteris $A = T_J = T_{MIN}$ to T_{MAX} ; all other limits $T_A =$	= +5.0 V _{DC} , V _{REF} + = 2 tics and f_{CLK} = 2.5 MHz f_{J} = +25°C. (Notes 8, 9,	$2.5 V_{DC}, V_{REF} = GN$ t unless otherwise sp 10)	ND, V _{IN} - = 2.5V becified. Boldfac	for Signed e limits ap-
Symbol	Parameter	Conditions	Typical	Limits	Units
			(Note 11)	(Note 12)	(Limits)
	ACTERISTICS		1 1		
t _{scs}	CS Set-Up Time, Set-Up Time from Falling Edge of CS to Rising Edge of Clock		14 (1 t _{CLK} – 14 ns)	30 (1 t _{с∟к} –30 ns)	ns(min) (max)
t _{SDI}	DI Set-Up Time, Set-Up Time from Data Valid on DI to Rising Edge of Clock		16	25	ns(min)
t _{HDI}	DI Hold Time, Hold Time of DI Data from Rising Edge of Clock to Data not Valid on DI		2	25	ns(min)
t _{AT}	DO Access Time from Rising Edge of CLK When $\overline{\text{CS}}$ is "Low" during a Conversion		30	50	ns(min)
t _{AC}	DO or SARS Access Time from \overline{CS} , Delay from Falling Edge of \overline{CS} to Data Valid on DO or SARS		30	70	ns(max)
t _{DSARS}	Delay from Rising Edge of Clock to Falling Edge of SARS when CS is "Low"		100	200	ns(max)
t _{HDO}	DO Hold Time, Hold Time of Data on DO after Falling Edge of Clock		20	35	ns(max)
t _{AD}	DO Access Time from Clock, Delay from Falling Edge of Clock to Valid Data of DO		40	80	ns(max)
t _{1H} , t _{oH}	Delay from Rising Edge of CS to DO or SARS TRI-STATE		40	50	ns(max)
t _{DCS}	Delay from Falling Edge of Clock to Falling Edge of CS		20	30	ns(min)
t _{CS(H)}	CS "HIGH" Time for A/D Reset after Reading of Conversion Result		1 CLK	1 CLK	cycle(min)
t _{CS(L)}	ADC10731 Minimum CS "Low" Time to Start a Conversion		1 CLK	1 CLK	cycle(min)
t _{sc}	Time from End of Conversion to CS Going "Low"		5 CLK	5 CLK	cycle(min)
t _{PD}	Delay from Power-Down command to 10% of Operating Current		1		μs
t _{PC}	Delay from Power-Up Command to Ready to Start a New Conversion		10		μs
CIN	Capacitance of Logic Inputs		7		pF

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur.

Note 2: Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may de-grade when the device is not operated under the listed test conditions.

Note 3: All voltages are measured with respect to GND, unless otherwise specified.

Note 4: When the input voltage (V_{IN}) at any pin exceeds the power supplies (V_{IN} < GND or V_{IN} > AV⁺ or DV⁺), the current at that pin should be limited to 30 mA. The 120 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 30 mA to four.

Note 5: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{Jmax} , θ_{JA} and the ambient temperature, T_A . The maximum allowable power dissipation at any temperature is $P_D = (T_{Jmax} - T_A)/\theta_{JA}$ or the number given In the Absolute Maximum Ratings, whichever is lower. For this device, $T_{Jmax} = 150^{\circ}C$. The typical thermal resistance (θ_{JA}) of these Paris when board mounted can be found in the following table:


Electrical Characteristics (Continued)

Part Number	Thermal Resistance	Package
		Туре
ADC10731CIWM	90°C/W	M16B
ADC10732CIWM	80°C/W	M20B
ADC10734CIMSA	134°C/W	MSA20
ADC10734CIWM	80°C/W	M20B
ADC10738CIWM	75°C/W	M24B

Note 6: The human body model is a 100 pF capacitor discharged through a 1.5 kΩ resistor into each pin. The machine model is a 200 pF capacitor discharged directly into each pin.

Note 7: See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" or the section titled "Surface Mount" found in any post 1986 National Semiconductor Linear Data Book for other methods of soldering surface mount devices.

Note 8: Two on-ohip diodes are tied to each analog input as shown below. They will forward-conduct for analog input voltages one diode drop below ground or one diode drop greater than V⁺ supply. Be careful during testing at low V⁺ levels (+4,5V), as high level analog inputs (+5V) can cause an input diode to conduct, especially at elevated temperatures, which will cause errors In the conversion result. The specification allows 50 mV forward bias of either diode; this means that as long as the analog V_{IN} does not exceed the supply voltage by more than 50 mV, the output code will be correct. Exceeding this range on an unselected channel will corrupt the reading of a selected channel. If AV⁺ and DV⁺ are minimum (4.5 V_{DC}) and full scale must be $\leq+4.55$ V_{DC}.



Note 9: No connection exists between AV^+ and DV^+ on the chip.

To guarantee accuracy, it is required that the AV⁺ and DV⁺ be connected together to a power supply with separate bypass filter at eacn V⁺ pin.

Note 10: One LSB is referenced to 10 bits of resolution.

Note 11: Typicals are at $T_J = T_A = 25^{\circ}C$ and represent most likely parametric norm.


Note 12: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).


Note 13: Total unadjusted error includes offset, full-scale, linearity, multiplexer, and hold step errors.


Note 14: The DC common-mode error is measured in the differential multiplexer mode with the assigned positive and negative input channels shorted together. Note 15: Channel leakage current is measured after the channel selection.


Note 16: All the timing specifications are tested at the TTL logic levels, V_{IL} = 0.8V for a falling edge and V_{IH} = 2.0V for a rising. TRI-STATE voltage level is forced to 1.4V.


Note 17: The voltage applied to the digital inputs will affect the current drain during power down. These devices are tested with CMOS logic levels (logic Low = 0V and logic High = 5V). TTL levels increase the current, during power down, to about 300 µA.























17

				ABLE 1. A		50 WIUI	lipieze	Auur	C35 A3	sigiiii	ent			
	М	UX Addre	ess		Channel Number								MUX	
0AN	MA1	MA2	MA3	MA4	CH0	CH1	CH2	CH3	CH4	CH5	CH6	CH7	COM	MODE
PU	SING/	ODD/	SEL1	SEL0										
	DIFF	SIGN												
1	1	0	0	0	+								-	
1	1	0	0	1			+						-	
1	1	0	1	0					+				-	
1	1	0	1	1							+		-	Single-Ende
1	1	1	0	0		+							-	
1	1	1	0	1				+					-	
1	1	1	1	0						+			_	
1	1	1	1	1								+	-	
1	0	0	0	0	+	-								
1	0	0	0	1			+	_						
1	0	0	1	0					+	_				
1	0	0	1	1					·		+	_		Differentia
1	0	1	0	0	_	+					'			Encicidad
1	0	1	0	1		'	_	+						
1	0	1	1	0										
1	0	1		1					-	+				
0	0 X	X	1 X	X				Dowor	Dawa		-	+ Diagon	nnected)	\
		MUX	Address			54 IVIUI	ipiexe	r Addr		signm				MUX
MA0	MA		Address MA2			A4	CH0					3 C	OM	MUX MODE
MA0 PU	MA	1			M		·		Chan	nel Nu	mber	3 C	юм	
		1 3/ (MA2	MA3	M	A4	·		Chan	nel Nu	mber	3 C	OM	
	SINC	1 3/ (MA2 DDD/	MA3	M. SE	A4	·		Chan	nel Nu	mber	3 C		
PU	SINC	1 3/ (MA2 ODD/ SIGN	MA3 SEL1	M, SE	A4 :L0	CH0		Chan	nel Nu	mber	3 C		MODE
PU 1	SINC DIF	1 3/ (MA2 DDD/ SIGN 0	MA3 SEL1	M. SE	A4 ELO	CH0	C	Chan	nel Nu CH2	mber	3 C	-	MODE
PU 1 1	SINC DIF	1 3/ (MA2 DDD/ SIGN 0 0	MA3 SEL1 0 0	M/ SE	A4 :L0	CH0	C	Chani H1	nel Nur CH2	mber	3 C	-	MODE
PU 1 1 1	SINC DIF 1 1 1	1 3/ (MA2 DDD/ SIGN 0 1	MA3 SEL1 0 0 0	M, SE	A4 :L0 D 1	CH0	C	Chani H1	nel Nur CH2	mber CH	3 C		MODE
PU 1 1 1 1	SINC DIF 1 1 1 1	1 3/ (MA2 DDD/ SIGN 0 0 1 1	MA3 SEL1 0 0 0 0		A4 ELO D 1 D 1	- CH0 +	C	Chani H1	nel Nu CH2	mber CH	3 C		MODE
PU 1 1 1 1 1 1 1 1	SINC DIF 1 1 1 1 1 0	1 3/ (MA2 DDD/ SIGN 0 1 1 1 0	MA3 SEL1 0 0 0 0 0 0	M. SE ((, , , , , , , , , , , , , , , , ,	A4 ELO D 1 D 1 D	- CH0 +		Chani H1	nel Nu CH2 +	mber CH	3 C		MODE Single-Ended
PU 1 1 1 1 1 1 1	SINC DIF 1 1 1 1 1 0 0 0	1 3/ (MA2 DDD/ SIGN 0 0 1 1 0 0 0	MA3 SEL1 0 0 0 0 0 0 0 0	M. SE ((, , , , , , , , , , , , , , , , ,	A4 ELO D 1 D 1 D 1	- CH0 +		Chani H1 +	nel Nu CH2 +	mber CH	3 C		MODE Single-Ended
PU 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	SINC DIF 1 1 1 1 1 0 0 0 0	1 3/ (MA2 DDD/ SIGN 0 0 1 1 0 0 1 1 0 1	MA3 SEL1 0 0 0 0 0 0 0 0 0 0 0	M. SE ((A4 ELO D 1 D 1 D 0 1 D 0	- CH0 +		Chani H1 + -	+ +	mber CH			MODE Single-Ended Differential
PU 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	SINC DIF 1 1 1 1 1 0 0 0 0 0 0	1 3/ (MA2 DDD/ SIGN 0 0 1 1 0 0 0 1 1 1 X	MA3 SEL1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	M. SE () () () () () () () () () () () () ()	A4 ELO D 1 D 1 D 1 D 1 X	CH0 + -		Chani H1 + - Power	+ + Down	Mber CH: + - (All Cha			MODE Single-Endec Differential
PU 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	SINC DIF 1 1 1 1 1 0 0 0 0 0 0	1 3/ (MA2 DDD/ SIGN 0 0 1 1 0 0 0 1 1 1 X	MA3 SEL1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	M. SE () () () () () () () () () () () () ()	A4 ELO D 1 D 1 D 1 D 1 X	CH0 + -		Chann H1 + + Power	+ + Down	mber CH: + - (All Ch:	annels		MODE Single-Endec Differential
PU 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	SINC DIF 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 3/ (MA2 DDD/ SIGN 0 1 0 1 1 X	MA3 SEL1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 X X ABLE 3. A	M. SE () () () () () () () () () () () () ()	A4 ELO D 1 D 1 D 1 D 1 X	+ + -		Chann H1 + + Power	+ + Down (mber CH: + - (All Ch:	annels	- - - Disconr	MODE Single-Endec Differential
PU 1 1 1 1 1 1 1 1 0	SINC DIF 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0	1 () 3/ () F ()	MA2 DDD/ SIGN 0 1 1 1 0 0 1 1 1 X T MUX Add	MA3 SEL1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 X X ABLE 3. A dress	M. SE ((((() ())))))))))))	A4 ELO D 1 D 1 D 1 C 32 Mult	CH0 + +		Chani H1 + + Power ess As	+ + Down (nber CH: + + All Ch: ent	annels	- - - Disconr	MODE Single-Endec Differential nected) MUX MODE
PU 1 1 1 1 1 1 1 1 1 0 MA0	SINC DIF 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0	1 () 3/ () F () 1 1 1 1 1 1 1 1 1 1 1 1 1	MA2 DDD/ SIGN 0 1 1 0 0 1 1 1 X T MUX Add MA2	MA3 SEL1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 X X ABLE 3. A dress	MA3	A4 ELO D 1 D 1 D 1 C 32 Mult	CH0 + + tiplexe		Chani H1 + + Power ess As	+ + Down (nber CH: + + All Ch: ent	annels	- - - Disconr	MODE Single-Endec Differential nected) MUX
PU 1 1 1 1 1 1 1 1 1 1 0 MA0 PU	SINC DIF 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0	1 (3/ (F : : 1 4 5 7 7 7 7 7 7 7 7 7 7 7 7 7	MA2 DDD/ SIGN 0 0 1 1 0 0 1 1 1 X T MUX Add MA2 ODD/SI	MA3 SEL1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 X X ABLE 3. A dress	M. SE (((((()))))))))))))	A4 ELO D 1 D 1 D 1 C 32 Mult	CH0 + + tiplexe MA4 SEL0		Channel H1 + + Power ess Ass C CH0	+ + - Down (ssignm hanne	nber CH: + + All Ch: ent	annels Der COM	- - - Disconr	MODE Single-Endec Differential nected) MUX MODE
PU 1 1 1 1 1 1 1 1 1 0 MA0 PU 1	SINC DIF 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0	1 (G/ (F : 1	MA2 DDD/ SIGN 0 1 0 1 0 1 0 1 0 1 X MUX Adde MA2 ODD/SI 0	MA3 SEL1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 X X ABLE 3. A dress	M. SE ((((((())))))))))))	A4 ELO D 1 D 1 D 1 C 32 Mult	+ + + 5 5 5 5 6		Channel H1 + + Power ess Ass C CH0	+ + Ssignm hanne C	mber CH: + - + (All Ch: All Ch: Numt	annels per CON	- - - Disconr	MODE Single-Endec Differential nected) MUX MODE
PU 1 1 1 1 1 1 1 1 1 1 0 MA0 PU 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	SINC DIF 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0	1 (G/ (F : 1 1	MA2 DDD/ SIGN 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 X MUX Add MA2 ODD/SI 0 1	MA3 SEL1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 X X ABLE 3. A dress	M. SE ((((((())))))))))))	A4 ELO D 1 D 1 D 1 C 32 Mult	+ + - tiplexe <u>MA4</u> SEL0 0 0		Channel H1 + + + + + + + + + + + + + + + + + +	+ + Ssignm hanne C	mber CH: + - + (All Ch: Numt H1 +	annels per CON	- - - Disconr	MODE Single-Endec Differential nected) MUX MODE Single-Ended

· ·

Г

Applications Hints

The ADC10731/2/4/8 use successive approximation to digitize an analog input voltage. The DAC portion of the A/D converters uses a capacitive array and a resistive ladder structure. The structure of the DAC allows a very simple switching scheme to provide a versatile analog input multiplexer. This structure also provides a sample/hold. The ADC10731/2/4/8 have a 2.5V CMOS bandgap reference. The serial digital I/O interfaces to MICROWIRE and MICROWIRE+.

1.0 DIGITAL INTERFACE

There are two modes of operation. The fastest throughput rate is obtained when \overline{CS} is kept low during a conversion. The timing diagrams in *Figures 8, 9* show the operation of the devices in this mode. \overline{CS} must be taken high for at least $t_{CS(H)}$ (1 CLK) between conversions. This is necessary to reset the internal logic. *Figures 10, 11* show the operation of the devices when \overline{CS} is taken high while the ADC10731/2/ 4/8 is converting. \overline{CS} may be taken high during the conversion and kept high indefinitely to delay the output data. This mode simplifies the interface to other devices while the ADC10731/2/4/8 is busy converting.

1.1 Getting Started with a Conversion

The ADC10731/2/4/8 need to be initialized after the power supply voltage is applied. If \overline{CS} is low when the supply voltage is applied then \overline{CS} needs to be taken high for at least $t_{CS(H)}(1 \text{ clock period}).$ The data output after the first conversion is not valid.

1.2 Software and Hardware Power Up/Down

These devices have the capability of software or hardware power down. *Figures 6, 7* show the timing diagrams for hardware and software power up/down. In the case of hardware power down note that $\overline{\text{CS}}$ needs to be high for t_{PC} after PD is taken low. When PD is high the device is powered down. The total quiescent current, when powered down, is typically 200 μ A with the clock at 2.5 MHz and 3 μ A with the clock off. The actual voltage level applied to a digital input will effect the power consumption of the device during power down.


CMOS logic levels will give the least amount of current drain (3 $\mu A).$ TTL logic levels will increase the total current drain to 200 $\mu A.$

These devices have resistive reference ladders which draw 600 μA with a 2.5V reference voltage. The internal band gap reference voltage shuts down when power down is activated. If an external reference voltage is used, it will have to be shut down to minimize the total current drain of the device.

2.0 ARCHITECTURE

Before a conversion is started, during the analog input sampling period, (t_A), the sampled data comparator is zeroed. As the comparator is being zeroed the channel assigned to be the positive input is connected to the A/D's input capacitor. (The assignment procedure is explained in the Pin Descriptions section.) This charges the input 32C capacitor of the DAC to the positive analog input voltage. The switches shown in the DAC portion of Figure 12 are set for this zeroing/acquisition period. The voltage at the input and output of the comparator are at equilibrium at this time. When the conversion is started, the comparator feedback switches are opened and the 32C input capacitor is then switched to the assigned negative input voltage. When the comparator feedback switch opens, a fixed amount of charge is trapped on the common plates of the capacitors. The voltage at the input of the comparator moves away from equilibrium when the 32C capacitor is switched to the assigned negative input voltage, causing the output of the comparator to go high ("1") or low ("0"). The SAR next goes through an algorithm, controlled by the output state of the comparator, that redistributes the charge on the capacitor array by switching the voltage on one side of the capacitors in the array. The objective of the SAR algorithm is to return the voltage at the input of the comparator as close as possible to equilibrium.

The switch position information at the completion of the successive approximation routine is a direct representation of the digital output. This data is then available to be shifted on the DO pin.



Applications Hints (Continued)

3.0 APPLICATIONS INFORMATION

3.1 Multiplexer Configuration

The design of these converters utilizes a sampled-data comparator structure, which allows a differential analog input to be converted by the successive approximation routine.

The actual voltage converted is always the difference between an assigned "+" input terminal and a "-" input terminal. The polarity of each input terminal or pair of input terminals being converted indicates which line the converter expects to be the most positive.

A unique input multiplexing scheme has been utilized to provide multiple analog channels. The input channels can be software configured into three modes: differential, single-ended, or pseudo-differential. Figure 13 illustrates the three modes using the 4-channel MUX of the ADC10734. The eight inputs of the ADC10738 can also be configured in any of the three modes. The single-ended mode has CH0-CH3 assigned as the positive input with COM serving as the negative input. In the differential mode, the ADC10734 channel inputs are grouped in pairs, CH0 with CH1 and CH2 with CH3. The polarity assignment of each channel in the pair is interchangeable. Finally, in the pseudo-differential mode CH0-CH3 are positive inputs referred to COM which is now a pseudo-ground. This pseudo-ground input can be set to any potential within the input common-mode range of the converter. The analog signal conditioning required in transducer-based data acquisition systems is significantly simplified with this type of input flexibility. One converter package can now handle ground-referred inputs and true differential inputs as well as signals referred to a specific voltage.

The analog input voltages for each channel can range from 50 mV below GND to 50 mV above V⁺ = DV⁺ = AV⁺ without degrading conversion accuracy. If the voltage on an unselected channel exceeds these limits it may corrupt the reading of the selected channel.

3.2 Reference Considerations

The voltage difference between the V_{REF}⁺ and V_{REF}⁻ inputs defines the analog input voltage span (the difference between V_{IN}(Max) and V_{IN}(Min)) over which 1023 positive and 1024 negative possible output codes apply.

The value of the voltage on the V_{REF}^- or V_{REF}^- inputs can be anywhere between AV⁺ + 50 mV and –50 mV, so long as V_{REF}^+ is greater than V_{REF}^- . The ADC10731/2/4/8 can be used in either ratiometric applications or in systems requiring absolute accuracy. The reference pins must be connected to a voltage source capable of driving the minimum reference input resistance of 5 k Ω .

The internal 2.5V bandgap reference in the ADC10731/2/4/8 is available as an output on the VREFOut pin. To ensure optimum performance this output needs to be bypassed to ground with 100 μ F aluminum electrolytic or tantalum capacitor. The reference output can be unstable with capacitive loads greater than 100 pF and less than 100 μ F. Any capacitive loading less than 100 pF and greater than 100 μ F will not cause oscillation. Lower output noise can be obtained by increasing the output capacitance. A 100 μ F capacitor will yield a typical noise floor of

200 nV/√Hz

The pseudo-differential and differential multiplexer modes allow for more flexibility in the analog input voltage range since the "zero" reference voltage is set by the actual voltage applied to the assigned negative input pin.

In a ratiometric system (*Figure 14*), the analog input voltage is proportional to the voltage used for the A/D reference. This voltage may also be the system power supply, so V_{REF} can also be tied to AV⁺. This technique relaxes the stability requirements of the system reference as the analog input and A/D reference move together maintaining the same output code for a given input condition.

For absolute accuracy (*Figure 15*), where the analog input varies between very specific voltage limits, the reference pin can be biased with a time- and temperature-stable voltage source that has excellent initial accuracy. The LM4040, LM4041 and LM185 references are suitable for use with the ADC10731/2/4/8.

The minimum value of V_{REF} (V_{REF} = V_{REF}+-V_{REF}-) can be quite small (see Typical Performance Characteristics) to allow direct conversion of transducer outputs providing less than a 5V output span. Particular care must be taken with regard to noise pickup, circuit layout and system error voltage sources when operating with a reduced span due to the increased sensitivity of the converter (1 LSB equals $V_{REF}/1024$).


3.3 The Analog Inputs

Due to the sampling nature of the analog inputs, at the clock edges short duration spikes of current will be seen on the selected assigned negative input. Input bypass capacitors should not be used if the source resistance is greater than 1 kΩ since they will average the AC current and cause an effective DC current to flow through the analog input source resistance. An op amp RC active lowpass filter can provide both impedance buffering and noise filtering should a high impedance signal source be required. Bypass capacitors may be used when the source impedance is very low without any degradation in performance.

In a true differential input stage, a signal that is common to both "+" and "--" inputs is canceled. For the ADC10731/2/4/8, the positive input of a selected channel pair is only sampled once before the start of a conversion during the acquisition time (t_A). The negative input needs to be stable during the complete conversion sequence because it is sampled before each decision in the SAR sequence. Therefore, any AC common-mode signal present on the analog inputs will not be completely canceled and will cause some conversion errors. For a sinusoid common-mode signal this error is:

$V_{ERROR}(max) = V_{PEAK} (2 \pi f_{CM}) (t_C)$

where f_{CM} is the frequency of the common-mode signal, V_{PEAK} is its peak voltage value, and t_C is the A/D's conversion time (t_C = $12/f_{CLK}$). For example, for a 60 Hz common-mode signal to generate a 1/4 LSB error (0.61 mV) with a 4.8 μ s conversion time, its peak value would have to be approximately 337 mV.






FIGURE 15. Different Reference Configurations

3.4 Optional Adjustments

3.4.1 Zero Error

The zero error of the A/D converter relates to the location of the first riser of the transfer function (see *Figures 1, 2*) and can be measured by grounding the minus input and applying a small magnitude voltage to the plus input. Zero error is the difference between actual DC input voltage which is necessary to just cause an output digital code transition from 000 0000 0000 to 000 00001 and the ideal ½ LSB value (½ LSB = 1.22 mV for V_{REF} = + 2.500V).

The zero error of the A/D does not require adjustment. If the minimum analog input voltage value, V_{IN}(Min), is not ground, the effective "zero" voltage can be adjusted to a convenient value. The converter can be made to output an all zeros digital code for this minimum input voltage by biasing any minus input to V_{IN}(Min). This is useful for either the differential or pseudo-differential input channel configurations.

3.4.2 Full-Scale

The full-scale adjustment can be made by applying a differential input voltage which is 1½ LSB down from the desired analog full-scale voltage range and then adjusting the V_{REF} voltage (V_{REF} = V_{REF}⁺- V_{REF}⁻) for a digital output code changing from 011 1111 1110 to 011 1111 1111. In bipolar signed operation this only adjusts the positive full scale error.

3.4.3 Adjusting for an Arbitrary Analog Input Voltage Range

If the analog zero voltage of the A/D is shifted away from ground (for example, to accommodate an analog input signal which does not go to ground), this new zero reference should be properly adjusted first. A plus input voltage which equals this desired zero reference plus ½ LSB is applied to selected plus input and the zero reference voltage at the corresponding minus input should then be adjusted to just obtain the 000 0000 0000 to 000 0001 code transition.

The full-scale adjustment should be made [with the proper minus input voltage applied] by forcing a voltage to the plus input which is given by:

$$V_{\text{IN}}(+)\,f_{\text{S}}\,\text{adj}=V_{\text{MAX}}-1.5\,\left[\,\frac{(V_{\text{MAX}}-V_{\text{MIN}})}{2^{n}}\right.$$


where V_{MAX} equals the high end of the analog input range, V_{MIN} equals the low end (the offset zero) of the analog range. Both V_{MAX} and V_{MIN} are ground referred. The V_{REF} (V_{REF} = V_{REF}⁺ - V_{REF}⁻) voltage is then adjusted to provide a code change from 011 111 1110 to 011 1111 1111. Note, when using a pseudo-differential or differential multiplexer mode where V_{REF}+ and V_{REF}- are placed within the V⁺ and GND range, the individual values of V_{REF} and V_{REF}- do not matter, only the difference sets the analog input voltage span. This completes the adjustment procedure.


3.5 The Input Sample and Hold


The ADC10731/2/4/8's sample/hold capacitor is implemented in the capacitor array. After the channel address is loaded, the array is switched to sample the selected positive analog input. The sampling period for the assigned positive input is maintained for the duration of the acquisition time (t_A) 4.5 clock cycles.


This acquisition window of 4.5 clock cycles is available to allow the voltage on the capacitor array to settle to the positive analog input voltage. Any change in the analog voltage on a selected positive input before or after the acquisition window will not effect the A/D conversion result.

In the simplest case, the array's acquisition time is determined by the $R_{ON}~(3~k\Omega)$ of the multiplexer switches, the stray input capacitance $C_{S1}~(3.5~pF)$ and the total array (C_{L}) and stray (C_{S2}) capacitance (48 pF). For a large source resistance the analog input can be modeled as an RC network as shown in *Figure 16*. The values shown yield an acquisition time of about 1.1 μ s for 10-bit unipolar or 10-bit plus sign accuracy with a zero-to-full-scale change in the input voltage. External source resistance and capacitance will lengthen the acquisition time and should be accounted for. Slowing the clock will lengthen the acquisition time, thereby allowing a larger external source resistance.









National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.