



December 1993

## CMOS Dual/Quad SPST Analog Switches

**Features**

- Switches Greater than 28V<sub>P-P</sub> Signals with  $\pm 15$  Supplies
- Break-Before-Make Switching  $t_{OFF}$  250ns,  $t_{ON}$  700ns Typical
- TTL, DTL, CMOS, PMOS Compatible
- Non-Latching with Supply Turn-Off
- Complete Monolithic Construction
- Industry Standard (DG200, DG201)

**Applications**

- Data Acquisition
- Sample and Hold Circuits
- Operational Amplifier Gain Switching Networks


**Description**

The DG200 and DG201 solid state analog gates are designed using an improved, high voltage CMOS monolithic technology. They provide ease-of-use and performance advantages not previously available from solid state switches. Destructive latch-up of solid state analog gates has been eliminated by Harris's CMOS technology.

The DG200 and DG201 are completely specification and pinout compatible with the industry standard devices.


**Ordering Information**

PART NUMBER	TEMPERATURE	PACKAGE
DG200AA	-55°C to +125°C	10 Pin Metal Can
DG200AK	-55°C to +125°C	14 Lead Ceramic DIP
DG200BA	-25°C to +85°C	10 Pin Metal Can
DG200BK	-25°C to +85°C	14 Lead Ceramic DIP
DG200CJ	0°C to +70°C	14 Lead Plastic DIP
DG200AA/883B	-55°C to +125°C	10 Pin Metal Can
DG200AK/883B	-55°C to +125°C	14 Lead Ceramic DIP
DG201AK	-55°C to +125°C	16 Lead Ceramic DIP
DG201BK	-25°C to +85°C	16 Lead Ceramic DIP
DG201CJ	0°C to +70°C	16 Lead Plastic DIP
DG201AK/883B	-55°C to +125°C	16 Lead Ceramic DIP


**Pinouts**

## DG200, DG201

**Schematic Diagram (1/2 DG200, 1/4 DG201)**



**Functional Diagram**



**DG200, DG201 SWITCH CELL**

### ***Specifications DG200***

Absolute Maximum Ratings			Thermal Information					
V <sub>+</sub> , V <sub>-</sub> .....	<36V		Thermal Resistance	$\theta_{JA}$	$\theta_{JC}$			
V <sub>+</sub> - V <sub>D</sub> .....	<30V		Ceramic DIP Package .....	95°C/W	24°C/W			
V <sub>D</sub> - V <sub>-</sub> .....	<30V		Plastic DIP Package .....	100°C/W	-			
V <sub>D</sub> - V <sub>S</sub> .....	<28V		Metal Can Package .....	136°C/W	65°C/W			
V <sub>IN</sub> - GND .....	<20V		Operating Temperature Range					
Storage Temperature Range .....	-65°C to +150°C		"A" Suffix .....			-55°C to +125°C		
Lead Temperature (Soldering 10s) .....	+300°C		"B" Suffix .....			-25°C to +85°C		
			"C" Suffix .....			0°C to +70°C		
<i>CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.</i>								
Electrical Specifications		(T <sub>A</sub> = +25°C, V <sub>+</sub> = +15V, V <sub>-</sub> = -15V)						
PARAMETER	TEST CONDITIONS	MILITARY			COMMERCIAL / INDUSTRIAL		UNITS	
		-55°C	+25°C	+125°C	0°C TO -25°C	+25°C		+70°C TO +85°C
Input Logic Current, I <sub>IN(ON)</sub>	V <sub>IN</sub> = 0.8V (Notes 2, 3)	±10	±1	±10	-	±10	±10	µA
Input Logic Current, I <sub>N(OFF)</sub>	V <sub>IN</sub> = 2.4V (Notes 2, 3)	±10	±1	±10	-	±10	±10	µA
Drain-Source On Resistance, r <sub>DS(ON)</sub>	I <sub>S</sub> = 10mA, V <sub>ANALOG</sub> = ±10V	70	70	100	80	80	100	Ω
Channel-to-Channel r <sub>DS(ON)</sub> Match, r <sub>DS(ON)</sub>		-	25 (Typ)	-	-	30 (Typ)	-	Ω
Minimum Analog Signal Handling Capability, V <sub>ANALOG</sub>		-	±15V	-	-	±15V	-	V
Switch OFF Leakage Current, I <sub>D(OFF)</sub>	V <sub>ANALOG</sub> = -14V to +14V	-	±2	100	-	±5	100	nA
Switch OFF Leakage Current, I <sub>S(OFF)</sub>	V <sub>ANALOG</sub> = -14V to +14V	-	±2	100	-	±5	100	nA
Switch ON Leakage Current, I <sub>D(ON)</sub> + I <sub>S(ON)</sub>	V <sub>D</sub> = V <sub>S</sub> = -14V to +14V	-	±2	200	-	±10	200	nA
Switch "ON" Time (Note 1), t <sub>ON</sub>	R <sub>L</sub> = 1kΩ, V <sub>ANALOG</sub> = -10V to +10V (Figure 5)	-	1.0	-	-	1.0	-	µs
Switch "OFF" Time, t <sub>OFF</sub>	R <sub>L</sub> = 1kΩ, V <sub>ANALOG</sub> = -10V to +10V (Figure 5)	-	0.5	-	-	0.5	-	µs
Charge Injection, Q <sub>(INJ.)</sub>	Figure 6	-	15 (Typ)	-	-	20 (Typ)	-	mV
Minimum Off Isolation Rejection Ratio, OIRR	f = 1MHz, R <sub>L</sub> = 100Ω, C <sub>L</sub> ≤ 5pF (Figure 7, Note 1)	-	54 (Typ)	-	-	50 (Typ)	-	dB
+Power Supply Quiescent Current, I <sub>V1</sub>	V <sub>IN</sub> = 0V or V <sub>IN</sub> = 5V	1000	1000	2000	1000	1000	2000	µA
-Power Supply Quiescent Current, I <sub>V2</sub>		1000	1000	2000	1000	1000	2000	µA
Minimum Channel to Channel Cross Coupling Rejection Ratio, CCRR	One Channel Off	-	54 (Typ)	-	-	50 (Typ)	-	dB

*Specifications DG201*

Absolute Maximum Ratings		Thermal Information						
V <sub>+</sub> to V <sub>-</sub>	<36V	θ <sub>JA</sub>	80°C/W	θ <sub>JC</sub>	24°C/W			
V <sub>+</sub> to V <sub>D</sub>	<30V	Ceramic DIP Package						
V <sub>D</sub> to V <sub>-</sub>	<30V	Plastic DIP Package			145°C/W			
V <sub>D</sub> to V <sub>S</sub>	<28V	Operating Temperature Range						
V <sub>REF</sub> to V <sub>-</sub>	<33V	"A" Suffix				-55°C to +125°C		
V <sub>REF</sub> to V <sub>IN</sub>	<30V	"B" Suffix				-25°C to +85°C		
V <sub>REF</sub> to GND	<20V	"C" Suffix				0°C to +70°C		
V <sub>IN</sub> to GND	<20V							
Current (Any Terminal)	<30mA							
Storage Temperature Range	-65°C to +150°C							
Lead Temperature (Soldering 10s)	+300°C							
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.								
Electrical Specifications		(T <sub>A</sub> = +25°C, V <sub>+</sub> = +15V, V <sub>-</sub> = -15V)						
PARAMETER	TEST CONDITIONS	MILITARY			COMMERCIAL / INDUSTRIAL			UNITS
		-55°C	+25°C	+125°C	0°C TO -25°C	+25°C	+70°C TO +85°C	
Input Logic Current, I <sub>IN(ON)</sub>	V <sub>IN</sub> = 0.8V (Note 1)	10	±1	10	±1	±1	10	µA
Input Logic Current, I <sub>N(OFF)</sub>	V <sub>IN</sub> = 2.4V (Note 1)	10	±1	10	±1	±1	10	µA
Drain-Source On Resistance, r <sub>DS(ON)</sub>	I <sub>S</sub> = 10mA, V <sub>ANALOG</sub> = ±10V	80	80	125	100	100	125	Ω
Channel-to-Channel r <sub>DS(ON)</sub> Match, r <sub>DS(ON)</sub>		-	25 (Typ)	-	-	30 (Typ)	-	Ω
Minimum Analog Signal Handling Capability, V <sub>ANALOG</sub>		-	±15 (Typ)	-	-	±15 (Typ)	-	V
Switch OFF Leakage Current, I <sub>D(OFF)</sub>	V <sub>ANALOG</sub> = -14V to +14V	-	±1	100	-	±5	100	nA
Switch OFF Leakage Current, I <sub>S(OFF)</sub>	V <sub>ANALOG</sub> = -14V to +14V	-	±1	100	-	±5	100	nA
Switch ON Leakage Current, I <sub>D(ON)</sub> + I <sub>S(ON)</sub>	V <sub>D</sub> = V <sub>S</sub> = -14V to +14V	-	±2	200	-	±5	200	nA
Switch "ON" Time (Note 2), t <sub>ON</sub>	R <sub>L</sub> = 1kΩ, V <sub>ANALOG</sub> = -10V to +10V (Figure 5)	-	1.0	-	-	1.0	-	µs
Switch "OFF" Time (Note 2), t <sub>OFF</sub>	R <sub>L</sub> = 1kΩ, V <sub>ANALOG</sub> = -10V to +10V (Figure 5)	-	0.5	-	-	0.5	-	µs
Charge Injection, Q <sub>(INJ.)</sub>	Figure 6	-	15 (Typ)	-	-	20 (Typ)	-	mV
Minimum Off Isolation Rejection Ratio, OIRR	f = 1MHz, R <sub>L</sub> = 100Ω, C <sub>L</sub> ≤ 5pF, (Figure 7)	-	54 (Typ)	-	-	50 (Typ)	-	dB
+Power Supply Quiescent Current, I <sub>+Q</sub>	V <sub>IN</sub> = 0V or V <sub>IN</sub> = 5V	2000	1000	2000	2000	1000	2000	µA
-Power Supply Quiescent Current, I <sub>-Q</sub>		2000	1000	2000	2000	1000	2000	µA
Minimum Channel to Channel Cross Coupling Rejection Ratio, CCRR	One Channel Off	-	54 (Typ)	-	-	50 (Typ)	-	dB

## DG200, DG201

### Performance Curves




FIGURE 1.  $R_{DS(ON)}$  vs  $V_D$  AND TEMPERATURE




FIGURE 2.  $r_{DS(ON)}$  vs  $V_D$  AND POWER SUPPLY VOLTAGE




FIGURE 3.  $I_{D(ON)}$  vs TEMPERATURE




FIGURE 4.  $I_{S(OFF)}$  OR  $I_{D(OFF)}$  vs TEMPERATURE


### Pin Description

DG200 (14 LEAD DIP)		
PIN	SYMBOL	DESCRIPTION
1	$IN_2$	Logic control for switch 2
2	NC	No Connection
3	GND	Ground Terminal (Logic Common)
4	NC	No Connection
5	$S_2$	Source (input) terminal for switch 2
6	$D_2$	Drain (output) terminal for switch 2
7	$V_-$	Negative power supply terminal
8	$V_{REF}$	Logic reference voltage
9	$D_1$	Drain (output) terminal for switch 1
10	$S_1$	Source (input) terminal for switch 1
11	NC	No Connection
12	$V_+$	Positive power supply terminal (substrate)
13	NC	No Connection
14	$IN_1$	Source (input) terminal for switch 2

DG201 (16 LEAD DIP)		
PIN	SYMBOL	DESCRIPTION
1	$IN_1$	Logic control for switch 1
2	$D_1$	Drain (output) terminal for switch 1
3	$S_1$	Source (input) terminal for switch 1
4	$V_-$	Negative power supply terminal
5	GND	Ground terminal (Logic Common)
6	$S_4$	Source (input) terminal for switch 4
7	$D_4$	Drain (output) terminal for switch 4
8	$IN_4$	Logic control for switch 4
9	$IN_3$	Logic control for switch 3
10	$D_3$	Drain (output) terminal for switch 3
11	$S_3$	Source (input) terminal for switch 3
12	$V_{REF}$	Logic reference voltage
13	$V_+$	Positive power supply terminal (substrate)
14	$S_2$	Source (input) terminal for switch 2
15	$D_2$	Drain (output) terminal for switch 2
16	$IN_2$	Logic control for switch 2

## DG200, DG201

### Test Circuits



NOTE: All channels are turned off by high "1" logic inputs and all channels are turned on by low "0" inputs; however 0.8V to 2.4V describes the minimum range for switching properly. Peak input current required for transition is typically -120µA.

FIGURE 5.




FIGURE 6.




FIGURE 7.

### Typical Applications

#### Using the V<sub>REF</sub> Terminal

The DG200 and DG201 have an internal voltage divider setting the TTL threshold on the input control lines for V+ equal to +15V. The schematic shown in Figure 8 with nominal resistor values, gives approximately 2.4V on the V<sub>REF</sub> pin. As the TTL input signal goes from +0.8V to +2.4V, Q1 and Q2 switch states to turn the switch ON and OFF.




FIGURE 8.

If the power supply voltage is less than +15V, then a resistor must be added between V+ and the V<sub>REF</sub> pin, to restore +2.4V at V<sub>REF</sub>. The table shows the value of this resistor for various supply voltages, to maintain TTL compatibility. If CMOS logic levels on a +5V supply are being used, the threshold shifts are less critical, but a separate column of suitable values is given in the table. For logic swings of -5V to +5V, no resistor is needed.

In general, the "low" logic level should be <0.8V to prevent Q1 and Q2 from both being ON together (this will cause incorrect switch function).

TABLE 1.

V+ SUPPLY (V)	TTL RESISTOR (kΩ)	CMOS RESISTOR (kΩ)
+15	-	-
+12	100	-
+10	51	-
+9	(34)	34
+8	(27)	27
+7	18	18

### ***Metallization Topology***

#### **DIE DIMENSIONS:**

74 x 77 x 14 ± 1mils

#### **METALLIZATION:**

Type: Al

Thickness: 10kÅ ± 1kÅ

#### **GLASSIVATION:**

Type: SiO<sub>2</sub>/Si<sub>3</sub>N<sub>4</sub>

SiO<sub>2</sub> Thickness: 7kÅ ± 1.4kÅ


Si<sub>3</sub>N<sub>4</sub> Thickness: 8kÅ ± 1.2kÅ

#### **WORST CASE CURRENT DENSITY:**

1 x 10<sup>5</sup> A/cm<sup>2</sup>

### ***Metallization Mask Layout***

**DG200**



\* Backside of Chip is V+

## ***Metallization Topology***

### **DIE DIMENSIONS:**

94 x 101 x 14 ± 1mils

### **METALLIZATION:**

Type: Al

Thickness: 10kÅ ± 1kÅ

### **GLASSIVATION:**

Type: SiO<sub>2</sub>/Si<sub>3</sub>N<sub>4</sub>

SiO<sub>2</sub> Thickness: 7kÅ ± 1.4kÅ


Si<sub>3</sub>N<sub>4</sub> Thickness: 8kÅ ± 1.2kÅ

### **WORST CASE CURRENT DENSITY:**

1 x 10<sup>5</sup> A/cm<sup>2</sup>

## ***Metallization Mask Layout***

DG201



\* Backside of Chip is V+