

May 2004

# DS90C387/DS90CF388 Dual Pixel LVDS Display Interface (LDI)-SVGA/QXGA

### **General Description**

The DS90C387/DS90CF388 transmitter/receiver pair is designed to support dual pixel data transmission between Host and Flat Panel Display up to QXGA resolutions. The transmitter converts 48 bits (Dual Pixel 24-bit color) of CMOS/TTL data into 8 LVDS (Low Voltage Differential Signalling) data streams. Control signals (VSYNC, HSYNC, DE and two user-defined signals) are sent during blanking intervals. At a maximum dual pixel rate of 112MHz, LVDS data line speed is 672Mbps, providing a total throughput of 5.38Gbps (672 Megabytes per second). Two other modes are also supported. 24-bit color data (single pixel) can be clocked into the transmitter at a maximum rate of 170MHz. In this mode, the transmitter provides single-to-dual pixel conversion, and the output LVDS clock rate is 85MHz maximum. The third mode provides inter-operability with FPD-Link devices.


The LDI chipset is improved over prior generations of FPD-Link devices and offers higher bandwidth support and longer cable drive with three areas of enhancement. To increase bandwidth, the maximum pixel clock rate is increased to 112 (170) MHz and 8 serialized LVDS outputs are provided. Cable drive is enhanced with a user selectable preemphasis feature that provides additional output current during transitions to counteract cable loading effects. DC balancing on a cycle-to-cycle basis, is also provided to reduce ISI (Inter-Symbol Interference). With pre-emphasis and DC balancing, a low distortion eye-pattern is provided at the receiver end of the cable. A cable deskew capability has been added to deskew long cables of pair-to-pair skew of up to +/-1 LVDS data bit time (up to 80 MHz Clock Rate). These three enhancements allow cables 5+ meters in length to be driven. This chipset is an ideal means to solve EMI and cable size problems for high-resolution flat panel applications. It provides a reliable interface based on LVDS technology that delivers the bandwidth needed for high-resolution panels

while maximizing bit times, and keeping clock rates low to reduce EMI and shielding requirements. For more details, please refer to the "Applications Information" section of this datasheet.


#### **Features**

- Complies with OpenLDI specification for digital display interfaces
- 32.5 to 112/170MHz clock support for DS90C387, 40 to 112MHz clock support for DS90CF388
- Supports SVGA through QXGA panel resolutions
- Drives long, low cost cables
- Up to 5.38Gbps bandwidth
- Pre-emphasis reduces cable loading effects
- DC Balance data transmission provided by transmitter reduces ISI distortion
- Cable Deskew of +/-1 LVDS data bit time (up to 80 MHz Clock Rate) of pair-to-pair skew at receiver inputs; intra-pair skew tolerance of 300ps
- Dual pixel architecture supports interface to GUI and timing controller; optional single pixel transmitter inputs support single pixel GUI interface
- Transmitter rejects cycle-to-cycle jitter
- 5V tolerant on data and control input pins
- Programmable transmitter data and control strobe select (rising or falling edge strobe)
- Backward compatible configuration select with FPD-Link
- Optional second LVDS clock for backward compatibility w/ FPD-Link
- Support for two additional user-defined control signals in DC Balanced mode
- Compatible with ANSI/TIA/EIA-644-1995 LVDS Standard


# **Transmitter Block Diagram**



# **Receiver Block Diagram**



### **Generalized Block Diagram**



### **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage ( $V_{CC}$ ) -0.3V to +4V CMOS/TTL Input Voltage -0.3V to +5.5V

CMOS/TTL Output

Voltage -0.3V to  $(V_{CC} + 0.3V)$ 

LVDS Receiver Input

Voltage -0.3V to +3.6V

LVDS Driver Output

Voltage -0.3V to +3.6V

LVDS Output Short

Circuit Duration Continuous

Junction Temperature +150°C

Storage Temperature -65°C to +150°C

Lead Temperature

(Soldering, 4 sec.) +260°C

Maximum Package Power Dissipation Capacity @ 25°C

100 TQFP Package:

DS90C387 2.8W DS90CF388 2.8W

Package Derating:

DS90C387 18.2mW/°C above +25°C DS90CF388 18.2mW/°C above +25°C

ESD Rating: DS90C387

(HBM, 1.5kΩ, 100pF) > 6 kV (EIAJ, 0Ω, 200pF) > 300 V

DS90CF388

(HBM, 1.5kΩ, 100pF) > 2 kV

(EIAJ, 0Ω, 200pF) > 200 V

# Recommended Operating Conditions

	Min	Nom	Max	Units
Supply Voltage (V <sub>CC</sub> )	3.0	3.3	3.6	V
Operating Free Air				
Temperature $(T_{A)}$	-10	+25	+70	°C
Receiver Input Range	0		2.4	V
Supply Noise Voltage (V <sub>CC</sub> )			100	$mV_{p-p}$

#### **Electrical Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
CMOS/T	L DC SPECIFICATIONS (Tx inputs	s, Rx outputs, control inputs and o	utputs)			
V <sub>IH</sub>	High Level Input Voltage		2.0		5.0	V
V <sub>IL</sub>	Low Level Input Voltage		GND		0.8	V
V <sub>OH</sub>	High Level Output Voltage	$I_{OH} = -0.4 \text{ mA}$	2.7	2.9		V
		I <sub>OH</sub> = -2 mA	2.7	2.85		V
$V_{OL}$	Low Level Output Voltage	I <sub>OL</sub> = 2 mA		0.1	0.3	V
$V_{CL}$	Input Clamp Voltage	I <sub>CL</sub> = -18 mA		-0.79	-1.5	V
I <sub>IN</sub>	Input Current	$V_{IN} = 0.4V$ , 2.5V or $V_{CC}$		+1.8	+15	μΑ
		V <sub>IN</sub> = GND	-15	0		μΑ
los	Output Short Circuit Current	V <sub>OUT</sub> = 0V			-120	mA
LVDS DF	RIVER DC SPECIFICATIONS		·			•
$V_{OD}$	Differential Output Voltage	$R_L = 100\Omega$	250	345	450	mV
$\Delta V_{OD}$	Change in V <sub>OD</sub> between				35	mV
	Complimentary Output States					
$V_{OS}$	Offset Voltage		1.125	1.25	1.375	V
$\Delta V_{OS}$	Change in V <sub>OS</sub> between				35	mV
	Complimentary Output States					
los	Output Short Circuit Current	$V_{OUT} = 0V, R_L = 100\Omega$		-3.5	-10	mA
$I_{OZ}$	Output TRI-STATE® Current	$\overline{PD} = 0V, V_{OUT} = 0V \text{ or } V_{CC}$		±1	±10	μA
LVDS RE	ECEIVER DC SPECIFICATIONS					
V <sub>TH</sub>	Differential Input High Threshold	V <sub>CM</sub> = +1.2V			+100	mV
$V_{TL}$	Differential Input Low Threshold		-100			mV
I <sub>IN</sub>	Input Current	$V_{IN} = +2.4V, V_{CC} = 3.6V$			±10	μΑ
		$V_{IN} = 0V, V_{CC} = 3.6V$			±10	μΑ

### **Electrical Characteristics** (Continued)

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Cond	litions	Min	Тур	Max	Units
TRANSMIT	TER SUPPLY CURRENT						•
ICCTW	Transmitter Supply Current Worst Case	$R_L = 100\Omega, C_L = 5$ pF,	f = 32.5 MHz		91.4	140	mA
		Worst Case Pattern	f = 65 MHz		106	160	mA
		(Figures 1, 3) , DUAL=High (48-bit RGB),	f = 85 MHz		135	183	mA
		BAL=High (enabled)	f = 112 MHz		155	210	mA
ICCTG	Transmitter Supply Current 16 Grayscale	pF,	f = 32.5 MHz		62.6	120	mA
		16 Grayscale Pattern	f = 65 MHz		84.4	130	mA
		(Figures 2, 3) , DUAL=High (48-bit RGB),	f = 85 MHz		89.0	145	mA
		BAL=High (enabled)	f = 112 MHz		94.5	155	mA
ICCTZ	Transmitter Supply Current	PD = Low			4.8	50	μΑ
	Power Down	Driver Outputs in TI Powerdown Mode	RI-STATE under				
RECEIVER	SUPPLY CURRENT						
ICCRW	Receiver Supply Current Worst Case	C <sub>L</sub> = 8 pF, Worst Case	f = 40MHz		125	160	mA
		Pattern (Figures 1, 4)	f = 65 MHz		200	250	mA
		, DUAL (48-bit	f = 85 MHz		240	275	mA
		RGB), BAL=High (enabled)	f = 112 MHz		250	300	mA
ICCRG	Receiver Support Current 16 Grayscale	C <sub>L</sub> = 8 pF, 16 Grayscale	f = 40MHz		60	95	mA
	,	Pattern (Figures 2, 4)	f = 65 MHz		95	125	mA
		, DUAL (48-bit	f = 85 MHz		115	150	mA
		RGB), BAL=High (enabled)	f = 112 MHz		150	270	mA
ICCRZ	Receiver Supply Current Power Down	PD = Low Receiver Outputs st during Powerdown	•		255	300	μА

**Note 1:** "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.

Note 2: Typical values are given for  $V_{CC}$  = 3.3V and T  $_{A}$  = +25 $^{\circ}C$ .

**Note 3:** Current into device pins is defined as positive. Current out of device pins is defined as negative. Voltages are referenced to ground unless otherwise specified (except  $V_{OD}$  and  $\Delta V_{OD}$ ).

# **Recommended Transmitter Input Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Min	Тур	Max	Units	
TCIT	TxCLK IN Transition Time (Figure 5)	DUAL=Gnd or Vcc	1.0	2.0	3.0	ns
		DUAL=1/2Vcc	1.0	1.5	1.7	ns
TCIP	TxCLK IN Period (Figure 6)	DUAL=Gnd or Vcc	8.928	Т	30.77	ns
		DUAL=1/2Vcc	5.88		15.38	ns
TCIH	TxCLK in High Time (Figure 6)		0.35T	0.5T	0.65T	ns
TCIL	TxCLK in Low Time (Figure 6)			0.5T	0.65T	ns
TXIT	TxIN Transition Time		1.5		6.0	ns

# **Transmitter Switching Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter		Min	Тур	Max	Units
LLHT	LVDS Low-to-High Transition Time (Figure 3	3), PRE = 0.75V		0.14	0.7	ns
	(disabled)					
	LVDS Low-to-High Transition Time (Figure 3	3), PRE = Vcc (max)		0.11	0.6	ns
LHLT	LVDS High-to-Low Transition Time (Figure 3	3), PRE = 0.75V		0.16	0.8	ns
	(disabled)					
	LVDS High-to-Low Transition Time (Figure 3	3), PRE = Vcc (max)		0.11	0.7	ns
TBIT	Transmitter Output Bit Width	DUAL=Gnd or Vcc		1/7 TCIP		ns
		DUAL=1/2Vcc		2/7 TCIP		ns
TPPOS	Transmitter Pulse Positions - Normalized	f = 33 to 70 MHz	-250	0	+250	ps
		f = 70 to 112 MHz	-200	0	+200	ps
TCCS	TxOUT Channel to Channel Skew			100		ps
TSTC	TxIN Setup to TxCLK IN (Figure 6)		2.7			ns
THTC	TxIN Hold to TxCLK IN (Figure 6)		0			ns
TJCC	Transmitter Jitter Cycle-to-cycle (Figures	f = 112 MHz		85	100	ps
	14, 15) (Note 5), DUAL=Vcc	f = 85 MHz		60	75	ps
		f = 65 MHz		70	80	ps
		f = 56 MHz		100	120	ps
		f = 32.5 MHz		75	110	ps
TPLLS	Transmitter Phase Lock Loop Set (Figure 8)				10	ms
TPDD	Transmitter Powerdown Delay (Figure 10)				100	ns

# **Receiver Switching Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Min	Тур	Max	Units	
CLHT	CMOS/TTL Low-to-High Transition Time (Figure 4)		1.52	2.0	ns	
	CMOS/TTL Low-to-High Transition Time (Figure 4)	, Rx clock out		0.5	1.0	ns
CHLT	CMOS/TTL High-to-Low Transition Time (Figure 4)	, Rx data out		1.7	2.0	ns
	CMOS/TTL High-to-Low Transition Time (Figure 4)	, Rx clock out		0.5	1.0	ns
RCOP	RxCLK OUT Period (Figure 7)		8.928	Т	25	ns
RCOH	RxCLK OUT High Time (Figure 7)(Note 4)	f = 112 MHz	3.5			ns
		f = 85 MHz	4.5			ns
RCOL	RxCLK OUT Low Time (Figure 7)(Note 4)	f = 112 MHz	3.5			ns
		f = 85 MHz	4.5			ns
RSRC	RxOUT Setup to RxCLK OUT (Figure 7)(Note 4)	f = 112 MHz	2.4			ns
		f = 85 MHz	3.0			ns
RHRC	RxOUT Hold to RxCLK OUT (Figure 7)(Note 4)	f = 112 MHz	3.4			ns
		f = 85 MHz	4.75			ns

### Receiver Switching Characteristics (Continued)

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Min	Тур	Max	Units
RPLLS	Receiver Phase Lock Loop Set (Figure 9)			10	ms
RPDD	Receiver Powerdown Delay (Figure 11)			1	μs

### **Chipset RSKM Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified.(Notes 4, 8). See Applications Information section for more details on this parameter and how to apply it.

Symbol	Parameter		Min	Тур	Max	Units
RSKM	Receiver Skew Margin without	f = 112 MHz	170			ps
	Deskew in non-DC Balance Mode,	f = 100 MHz	170	240		ps
	(Figure 12), (Note 6)	f = 85MHz	300	350		ps
		f = 66MHz	300	350		ps
RSKM	Receiver Skew Margin without	f = 112 MHz	170			ps
	Deskew in DC Balance Mode,	f = 100 MHz	170	200		ps
	(Figure 12), (Note 6)	f = 85 MHz	250	300		ps
		f = 66 MHz	250	300		ps
		f = 50MHz	100	350		ps
		f = 40MHz	94	530		ps
RSKMD	Receiver Skew Margin with Deskew	f = 40 to 80	0.25TBIT			ps
	in DC Balance, (Figure 13),	MHz				
	(Note 7)					
RDR	Receiver Deskew Range	f = 80 MHz	± 1			TBIT
RDSS	Receiver Deskew Step Size	f = 80 MHz		0.3 TBIT		ns

**Note 4:** The Minimum and Maximum Limits are based on statistical analysis of the device performance over voltage and temperature ranges. This parameter is functionally tested on Automatic Test Equipment (ATE). ATE is limited to 85MHz. A sample of characterization parts have been bench tested to verify functional performance.

**Note 5:** The limits are based on bench characterization of the device's jitter response over the power supply voltage range. Output clock jitter is measured with a cycle-to-cycle jitter of ±3ns applied to the input clock signal while data inputs are switching (see figures 15 and 16). A jitter event of 3ns, represents worse case jump in the clock edge from most graphics VGA chips currently available. This parameter is used when calculating system margin as described in AN-1059.

**Note 6:** Receiver Skew Margin (RSKM) is defined as the valid data sampling region at the receiver inputs. This margin takes into account transmitter output pulse positions (min and max) and the receiver input setup and hold time (internal data sampling window - RSPOS). This margin allows for LVDS interconnect skew, inter-symbol interference (both dependent on type/length of cable) and clock jitter.

RSKM ≥ cable skew (type, length) + source clock jitter (cycle to cycle, TJCC) + ISI (if any). See Applications Information section for more details.

Note 7: Receiver Skew Margin with Deskew (RSKMD) is defined as the valid data sampling region at the receiver inputs. The DESKEW function will constrain the receiver's sampling strobes to the middle half of the LVDS bit and removes (adjusts for) fixed interconnect skew. This margin (RSKMD) allows for inter-symbol interference (dependent on type/length of cable), Transmitter Pulse Position (TPPOS) variance, and LVDS clock jitter (TJCC).

RSKMD ≥ ISI + TPPOS(variance) + source clock jitter (cycle to cycle). See Applications Information section for more details.

Note 8: Typical values for RSKM and RSKMD are applicable for fixed V<sub>CC</sub> and T<sub>A</sub> for the Transmitter and Receiver (both are assumed to be at the same V<sub>CC</sub> and T<sub>A</sub> points).

### **AC Timing Diagrams**




FIGURE 1. "Worst Case" Test Pattern




FIGURE 2. "16 Grayscale" Test Pattern (Notes 9, 10, 11)

Note 9: The worst case test pattern produces a maximum toggling of digital circuits, LVDS I/O and CMOS/TTL I/O.

Note 10: The 16 grayscale test pattern tests device power consumption for a "typical" LCD display pattern. The test pattern approximates signal switching needed to produce groups of 16 vertical stripes across the display.

Note 11: Figures 1, 2 show a falling edge data strobe (TxCLK IN/RxCLK OUT).




FIGURE 3. DS90C387 (Transmitter) LVDS Output Load and Transition Times




FIGURE 4. DS90CF388 (Receiver) CMOS/TTL Output Load and Transition Times




FIGURE 5. DS90C387 (Transmitter) Input Clock Transition Time




FIGURE 6. DS90C387 (Transmitter) Setup/Hold and High/Low Times (Falling Edge Strobe)




FIGURE 7. DS90CF388 (Receiver) Setup/Hold and High/Low Times




FIGURE 8. DS90C387 (Transmitter) Phase Lock Loop Set Time




FIGURE 9. DS90CF388 (Receiver) Phase Lock Loop Set Time




FIGURE 10. Transmitter Power Down Delay





FIGURE 11. Receiver Power Down Delay



10007325


C — Setup and Hold Time (Internal data sampling window) defined by RSPOS (receiver input strobe position) min and max TPPOS — Transmitter output pulse position (min and max)

RSKM ≥ Cable Skew (type, length) + LVDS Source Clock Jitter (cycle to cycle) + ISI (Inter-symbol interference)

- Cable Skew typically 10 ps to 40 ps per foot, media dependent
- TJCC Cycle-to-cycle LVDS Output jitter (TJCC) is less than 100 ps (worse case estimate).
- ISI is dependent on interconnect length; may be zero

See Applications Informations section for more details.

FIGURE 12. Receiver Skew Margin



10007329

C — Setup and Hold Time (Internal data sampling window) defined by Rspos (receiver input strobe position) min and max  $RSKMD \ge TPPOSvariance$  (d) + TJCC (output jitter)(f) + ISI (m)

- d = Tppos Transmitter output pulse position (min and max)
- f = TJCC Cycle-to-cycle LVDS Output jitter (TJCC) is less than 100 ps (worse case estimate).
- m = extra margin assigned to ISI in long cable applications

See Applications Informations section for more details.

FIGURE 13. Receiver Skew Margin (RSKMD) with DESKEW

11




FIGURE 14. TJCC Test Setup - DS90C387




FIGURE 15. Timing Diagram of the Input Cycle-to-Cycle Clock Jitter

Pin Name	I/O	No.	Description
Rn, Gn, Bn, DE, HSYNC, VSYNC	I	51	TTL level input. This includes: 16 Red, 16 Green, 16 Blue, and 3 control lines HSYNC, VSYNC, DE (Data Enable).(Note 12)
AnP	0	8	Positive LVDS differential data output.
AnM	0	8	Negative LVDS differential data output.
CLKIN	I	1	TTL level clock input.
R_FB	I	1	Programmable data strobe select. Rising data strobe edge selected when input is high. (Note 12)
R_FDE	I	1	Programmable control (DE) strobe select. Tied high for data active when DE is high. (Note 12)
CLK1P	0	1	Positive LVDS differential clock output.
CLK1M	0	1	Negative LVDS differential clock output.
PD	I	1	TTL level input. Assertion (low input) tri-states the outputs, ensuring low current at power down. (Note 12)
PLLSEL	I	1	PLL range select. This pin must be tied to V <sub>CC</sub> for auto-range. NC or tied to Ground is reserved for future use. Typical shift point is between 55 and 68 MHz. (Notes 12, 14)
BAL	I	1	Mode select for DC Balanced (new) or non-DC Balanced (backward compatible) interface. DC Balance is active when input is high. NC or tied to Ground, the DC Balance function is disabled. (Notes 12, 13, 16)
PRE	I	1	Pre-emphasis level select. Pre-emphasis is active when input is tied to V <sub>CC</sub> through external pull-up resistor. Resistor value determines pre-emphasis level (see table in application section). For normal LVDS drive level (No pre-emphasis) leave this pin open (do not tie to ground).(Note 12)
DUAL	I	1	Three-mode select for dual pixel, single pixel, or single pixel input to dual pixel output operation. Single pixel mode when input is low (only LVDS channels A0 thru A3 and CLK1 are active) for power savings. Dual mode is active when input is high. Single in - dual out when input is at 1/2 Vcc. (Note 12) Figure 16
V <sub>CC</sub>	I	4	Power supply pins for TTL inputs and digital circuitry.
GND	I	5	Ground pins for TTL inputs and digital circuitry.
PLLV <sub>CC</sub>	I	2	Power supply pin for PLL circuitry.
PLLGND	I	3	Ground pins for PLL circuitry.
LVDSV <sub>CC</sub>	I	3	Power supply pin for LVDS outputs.
LVDSGND	I	4	Ground pins for LVDS outputs.
CLK2P/NC	0	1	Additional positive LVDS differential clock output. Identical to CLK1P. No connect if not used.
CLK2M/NC	0	1	Additional negative LVDS differential clock output. Identical to CLK1M. No connect if not used.

 $\textbf{Note 12:} \ \ \textbf{Inputs default to "low" when left open due to internal pull-down resistor.}$ 

Note 13: DC Balancing is functionally tested on Automatic Test Equipment (ATE) at 85 MHz only. A sample of characterization units have been bench tested at 112 MHz to verify full speed performance.

Note 14: The PLL range shift point is in the 55 - 68 MHz range, typically the shift will occur during the lock time.

Pin Name	I/O	No.	Description
AnP	ı	8	Positive LVDS differential data inputs.
AnM		8	Negative LVDS differential data inputs.
Rn, Gn, Bn,	0	51	TTL level data outputs. This includes: 16 Red, 16 Green, 16 Blue, and 3
DE, HSYNC,			control lines— HSYNC (LP), VSYNC (FLM), DE (Data Enable).
VSYNC			
RxCLK INP	I	1	Positive LVDS differential clock input.
RxCLK INM	ı	1	Negative LVDS differential clock input.
RxCLK OUT	0	1	TTL level clock output. The falling edge acts as data strobe.
R_FDE	I	1	Programmable control (DE) strobe select. Tied high for data active when DE
			is high. (Note 12)
PLLSEL	1	1	PLL range select. This pin must be tied to $V_{\text{CC}}$ for auto-range. NC or tied to
			Ground is reserved for future use. Typical shift point is between 55 and 68
			MHz. (Notes 13, 14)
BAL	I	1	Mode select for DC Balanced (new) or non-DC Balanced (backward
			compatible) interface. BAL = LOW for non-DC Balanced mode. BAL = HIGH
			for DC Balanced Mode (Auto-detect mode), with this pin HIGH the received
			LVDS clock signal is used to determine if the interface is in new or backwar
			compatible mode. (Notes 12, 13, 16)
DESKEW	I	1	Deskew and oversampling "on/off" select. Deskew is active when input is
			high. Only supported in DC Balance mode (BAL=High). To complete the
			deskew operation, a minimum of four clock cycles is required during
PD	1	1	blanking time. (Note 12)
PD	'	'	TTL level input. When asserted (low input) the receiver data outputs are low and clock output is high. (Note 12)
STOPCLK	0	1	Indicates receiver clock input signal is not present with a logic high. With a
STOPCER		'	clock input present, a low logic is indicated.
V <sub>CC</sub>	1	6	Power supply pins for TTL outputs and digital circuitry.
GND	1 1	8	Ground pins for TTL outputs and digital circuitry
PLLV <sub>CC</sub>	1 1	1	Power supply for PLL circuitry.
PLLGND		2	
	1	2	Ground pin for PLL circuitry.
LVDSV <sub>CC</sub>	I	_	Power supply pin for LVDS inputs.
LVDSGND	I	3	Ground pins for LVDS inputs.
CNTLE,	0	2	TTL level data outputs. User-defined control signals - no connect when not
CNTLF			used.

Note 15: These receivers have input fail-safe bias circuitry to guarantee a stable receiver output for floating or terminated receiver inputs. Under test conditions receiver inputs will be in a HIGH state. If the clock input is floating/terminated, outputs will remain in the last valid state.

Note 16: The DS90CF388 is designed to automatically detect the DC Balance or non-DC Balance transmitted data from the DS90C387 and deserialize the LVDS data according to the defined bit mapping.




FIGURE 16. Resistor Network for "DUAL" pin input - recommend using R1=R2=10k $\Omega$  for single to dual mode

### **LVDS** Interface

Different Color Mapping options exists. Please see National Application Notes 1127 and AN-1163 for details. A careful review of Color Mapping information is recommended as

there is not a standardized color naming convention between 6-bit and 8-bit color data with regards to LSB and MSB designations.

TABLE 1. LVDS DATA BIT NAMING CONVENTION

Х	Υ	Z	Description
X=R			Red
X=G			Green
X=B			Blue
	Y=1		Odd (First) Pixel
	Y=2		Even (Second) Pixel
		Z=0-7	LVDS bit number (not VGA controller LSB to MSB)

Note 17: For a 48-bit dual pixel application - LSB (Less Significant Bit) = R16,G16,B16,R26,G26,B26 and MSB (Most Significant Bit) = R15,G15,B15,R25,G25,B25.

Note 18: For a 36-bit dual pixel application - LSB (Less Significant Bit) = R10,G10,B10,R20,G20,B20 and MSB (Most Significant Bit) = R15,G15,B15,R25,G25,B25.

TABLE 2. SINGLE PIXEL PER CLOCK INPUT APPLICATION DATA MAPPING (DUAL=GND)

VGA - TF	T Data Sig Bits	nals Color	Transmitter input pin names	Receiver output pin names		nel Data nals
	24-bit	18-bit	DS90C387	DS90CF388	18-bit	24-bit
LSB	R0		R16	R16		R0
	R1		R17	R17		R1
	R2	R0	R10	R10	R0	R2
	R3	R1	R11	R11	R1	R3
	R4	R2	R12	R12	R2	R4
	R5	R3	R13	R13	R3	R5
	R6	R4	R14	R14	R4	R6
MSB	R7	R5	R15	R15	R5	R7
LSB	G0		G16	G16		G0
	G1		G17	G17		G1
	G2	G0	G10	G10	G0	G2
	G3	G1	G11	G11	G1	G3
	G4	G2	G12	G12	G2	G4
	G5	G3	G13	G13	G3	G5
	G6	G4	G14	G14	G4	G6
MSB	G7	G5	G15	G15	G5	G7
LSB	В0		B16	B16		В0
	B1		B17	B17		B1
	B2	B0	B10	B10	В0	B2
	В3	B1	B11	B11	B1	В3
	B4	B2	B12	B12	B2	B4
	B5	В3	B13	B13	В3	B5
	B6	B4	B14	B14	B4	B6
MSB	B7	B5	B15	B15	B5	B7

TABLE 3. DUAL PIXEL PER CLOCK INPUT APPLICATION DATA MAPPING (DUAL=VCC)

VGA - TFT Data Signals Color Bits		nals Color	Transmitter input pin names	Receiver output pin names	TFT Par Sigi	
	48-bit	36-bit	DS90C387	DS90CF388	36-bit	48-bit
LSB	LSB RO0		R16	R16		RO0
	RO1		R17	R17		RO1
	RO2	RO0	R10	R10	RO0	RO2

TABLE 3. DUAL PIXEL PER CLOCK INPUT APPLICATION DATA MAPPING (DUAL=VCC) (Continued)


VGA - TFT Data Signals Color		nals Color	Transmitter input pin names	Receiver output pin names	TFT Panel Data	
	Bits					nals
	RO3	RO1	R11	R11	RO1	RO3
	RO4	RO2	R12	R12	RO2	RO4
	RO5	RO3	R13	R13	RO3	RO5
	RO6	RO4	R14	R14	RO4	RO6
MSB	RO7	RO5	R15	R15	RO5	RO7
LSB	GO0		G16	G16		GO0
	GO1		G17	G17		GO1
	GO2	GO0	G10	G10	GO0	GO2
	GO3	GO1	G11	G11	GO1	GO3
	GO4	GO2	G12	G12	GO2	GO4
	GO5	GO3	G13	G13	GO3	GO5
	GO6	GO4	G14	G14	GO4	GO6
MSB	G07	GO5	G15	G15	GO5	G07
LSB	BO0		B16	B16		BO0
	BO1		B17	B17		BO1
	BO2	BO0	B10	B10	BO0	BO2
	BO3	BO1	B11	B11	BO1	BO3
	BO4	BO2	B12	B12	BO2	BO4
	BO5	BO3	B13	B13	BO3	BO5
	BO6	BO4	B14	B14	BO4	BO6
MSB	BO7	BO5	B15	B15	BO5	BO7
LSB	RE0		R26	R26		RE0
	RE1		R27	R27		RE1
	RE2	RE0	R20	R20	RE0	RE2
	RE3	RE1	R21	R21	RE1	RE3
	RE4	RE2	R22	R22	RE2	RE4
	RE5	RE3	R23	R23	RE3	RE5
	RE6	RE4	R24	R24	RE4	RE6
MSB	RE7	RE5	R25	R25	RE5	RE7
LSB	GE0		G26	G26		GE0
	GE1		G27	G27		GE1
	GE2	GE0	G20	G20	GE0	GE2
	GE3	GE1	G21	G21	GE1	GE3
	GE4	GE2	G22	G22	GE2	GE4
	GE5	GE3	G23	G23	GE3	GE5
	GE6	GE4	G24	G24	GE4	GE6
MSB	GE7	GE5	G25	G25	GE5	GE7
LSB	BE0		B26	B26		BE0
	BE1		B27	B27		BE1
	BE2	BE0	B20	B20	BE0	BE2
	BE3	BE1	B21	B21	BE1	BE3
	BE4	BE2	B22	B22	BE2	BE4
	BE5	BE3	B23	B23	BE3	BE5
	BE6	BE4	B24	B24	BE4	BE6
MSB	BE7	BE5	B25	B25	BE5	BE7

TABLE 4. SINGLE PIXEL PER CLOCK INPUT-TO-DUAL PIXEL PER CLOCK OUTPUT DATA MAPPING (DUAL=1/2VCC)

VGA - TFT Data Signals Color Bits		nals Color	Transmitter input pin names	Receiver output pin names		nel Data nals
	24-bit	18-bit	DS90C387	DS90CF388	36-bit	48-bi
LSB	R0		R16	R16		RO0
	R1		R17	R17		RO1
	R2	R0	R10	R10	RO0	RO2
	R3	R1	R11	R11	RO1	RO3
	R4	R2	R12	R12	RO2	RO4
	R5	R3	R13	R13	RO3	RO5
	R6	R4	R14	R14	RO4	RO6
MSB	R7	R5	R15	R15	RO5	RO7
LSB	G0		G16	G16	1100	G00
	G1		G17	G17		GO1
	G2	G0	G10	G10	GO0	GO2
	G3	G1	G11	G11	GO1	GO3
	G4	G2	G12	G12	GO2	GO4
	G5	G3	G13	G13	GO3	GO5
	G6	G4	G14	G14	GO4	GO6
MSB	G7	G5	G15	G15	GO5	G07
LSB	B0	as a	B16	B16	403	BO0
LOD	B1		B17	B17		BO1
	B2	B0	B10	B10	BO0	BO1
	B3	B1	B11	B11	BO1	BO2
	B4	B2	B12	B12	BO1	BO3
	B5	B3		B13	BO2	BO5
		B4	B13 B14	B14	BO3	BO6
MSB	B6 B7		B15	B15		BO7
IVIOD	D/	B5		R26	BO5	RE0
			R16			RE1
			R17	R27	RE0	EO2
			R10 R11	R20 R21	RE1	RE3
			R12	R22	RE2	RE4
			R13	R23	RE3	RE5 RE6
			R14	R24	RE4	
			R15	R25	RE5	RE7
			G16	G26		GE0
			G17	G27	050	GE1
			G10	G20	GE0	GE2
			G11	G21	GE1	GE3
			G12	G22	GE2	GE4
			G13	G23	GE3	GE5
			G14	G24	GE4	GE6
			G15	G25	GE5	GE7
			B16	B26		BE0
			B17	B27	B=-	BE1
			B10	B20	BE0	BE2
			B11	B21	BE1	BE3
	1		B12	B22	BE2	BE4


TABLE 4. SINGLE PIXEL PER CLOCK INPUT-TO-DUAL PIXEL PER CLOCK OUTPUT DATA MAPPING (DUAL=1/2VCC) (Continued)

	VGA - TFT Data Signals Color		nals Color	Transmitter input pin names	Receiver output pin names	TFT Panel Data	
	Bits					Sig	nals
Γ				B14	B24	BE4	BE6
Γ				B15	B25	BE5	BE7



Note that redundant copies of certain signals are also sent. These signals are denoted with an \* symbol. The DS90CF388 does not sample the bits show with an \* symbol. Optional feature supported: Pre-emphasis. See Applications Information section for additional details.

FIGURE 17. TTL Data Inputs Mapped to LVDS Outputs Non-DC Balanced Mode (Backward Compatible, BAL=Low)



Note that the LVDS Clock signal is also DC Balanced in this mode. The rising edge location is fixed, but the location of the falling edge will be in one of two locations as shown above. Optional features supported: Pre-emphasis, and Deskew.

FIGURE 18. 48 Parallel TTL Data Inputs Mapped to LVDS Outputs DC Balanced Mode - Data Enabled, BAL=High




FIGURE 19. Control Signals Transmitted During Blanking

#### **Control Signals Transmitted During Blanking**

Control Signal	Signal Level	Channel	Pattern
DE	HIGH	TxCLKOUT	1111000 or 1110000
	LOW		1111100 or 1100000
нѕүмс	HIGH	тхоито	1100000 or 1111100
	LOW		1110000 or 1111000
VSYNC	HIGH	TXOUT1	1100000 or 1111100
	LOW		1110000 or 1111000
CNTLF	HIGH	TXOUT4	1100000 or 1111100
	LOW		1110000 or 1111000
CNTLE	нідн	TXOUT5	1100000 or 1111100
	LOW		1110000 or 1111000

10007309

Note 19: The control signal during blanking shown above is for R\_FDE=High, when R\_FDE=Low all the low/high patterns are reversed.

### **Applications Information**

# HOW TO CONFIGURE THE DS90C387 AND DS90CF388 FOR MOST COMMON APPLICATION

1. To configure for single input pixel-to-dual pixel output application, the DS90C387 "DUAL" pin must be set to 1/2 Vcc=1.65V. This may be implemented using pull-up and pull-down resistors of  $10k\Omega$  each as shown in Figure 16. A capacitor between "DUAL" pin and ground will help to stabilize the DC voltage level in a noisy environment. In this configuration, the input signals (single pixel) are split into odd and even pixel (dual pixels) starting with the odd (first) pixel outputs A0-to-A3 the next even (second) pixel outputs to A4-to-A7. The splitting of the data signal also starts with DE (data enable) transitioning from logic low to high indicating active data. The "R\_FDE" pin must be set high in this case. This is supported in DC Balanced and non-DC Balanced (BAL=low or high) data transmission. The number of clock cycles during blanking must be an EVEN number. This configuration will allow the user to interface to an LDI receiver (DS90CF388) or if in the non-DC Balanced mode (BAL=low) then two FPD-Link 'notebook' receivers (DS90CF384A). The DC Balance feature is recommended for monitor applications which require >2meters of cable length. Notebook applications should disable this feature to reduce the current consumption of the chipset. Note that only the DS90C387/DS90CF388 support the DC Balance data transmission feature.

2. To configure for single pixel or dual pixel application using the DS90C387/DS90CF388, the "DUAL" pin must be set to

Vcc (dual) or Gnd (single). In dual mode, the transmitter-DS90C387 has two LVDS clock outputs enabling an interface to two FPD-Link 'notebook' receivers (DS90CF384A or DS90CF386). In single mode, outputs A4-to-A7 and CLK2 are disabled which reduces power dissipation. Both single and dual mode also support the DC Balance data transmission feature, which should only be used for monitor application.

The DS90CF388 is able to support single or dual pixel interface up to 112MHz operating frequency. This receiver may also be used to interface to a VGA controller with an integrated LVDS transmitter without DC Balance data transmission. In this case, the receivers "BAL" pin must be tied low (DC Balance disabled).

#### **NEW FEATURES DESCRIPTION**

#### Pre-emphasis

adds extra current during LVDS logic transition to reduce the cable loading effects. Pre-emphasis strength is set via a DC voltage level applied from min to max (0.75V to Vcc) at the "PRE" pin. A higher input voltage on the "PRE" pin increases the magnitude of dynamic current during data transition. The "PRE" pin requires one pull-up resistor (Rpre) to Vcc in order to set the DC level. There is an internal resistor network, which cause a voltage drop. Please refer to the tables below to set the voltage level.

TABLE 5. PRE-EMPHASIS DC VOLTAGE LEVEL WITH (RPRE	)
---	---

		` '
Rpre	Resulting PRE Voltage	Effects
1MΩ or NC	0.75V	Standard LVDS
50kΩ	1.0V	
9kΩ	1.5V	50% pre-emphasis
3kΩ	2.0V	
1kΩ	2.6V	
100Ω	Vcc	100% pre-emphasis

TABLE 6. PRE-EMPHASIS NEEDED PER CABLE LENGTH

Frequency	PRE Voltage	Typical cable length
112MHz	1.0V	2 meters
112MHz	1.5V	5 meters
80MHz	1.0V	2 meters
80MHz	1.2V	7 meters
65MHz	1.5V	10 meters
56MHz	1.0V	10 meters

Note 20: This is based on testing with standard shield twisted pair cable. The amount of pre-emphasis will vary depending on the type of cable, length and operating frequency.

#### **DC** Balance

In the Balanced operating modes, in addition to pixel and control information an additional bit is transmitted on every LVDS data signal line during each cycle of active data as shown in Figure 18. This bit is the DC Balance bit (DCBAL). The purpose of the DC Balance bit is to minimize the shortand long-term DC bias on the signal lines. This is achieved by selectively sending the pixel data either unmodified or inverted.

The value of the DC Balance bit is calculated from the running word disparity and the data disparity of the current word to be sent. The data disparity of the current word shall be calculated by subtracting the number of bits of value 0 from the number of bits value 1 in the current word. Initially, the running word disparity may be any value between +7 and -6. The running word disparity shall be calculated as a continuous sum of all the modified data disparity values, where the unmodified data disparity value is the calculated data disparity minus 1 if the data is sent unmodified and 1

### **Applications Information** (Continued)

plus the inverse of the calculated data disparity if the data is sent inverted. The value of the running word disparity shall saturate at +7 and -6.

The value of the DC Balance bit (DCBAL) shall be 0 when the data is sent unmodified and 1 when the data is sent inverted. To determine whether to send pixel data unmodified or inverted, the running word disparity and the current data disparity are used. If the running word disparity is positive and the current data disparity is positive, the pixel data shall be sent inverted. If the running word disparity is positive and the current data disparity is zero or negative, the pixel data shall be sent unmodified. If the running word disparity is negative and the current data disparity is positive, the pixel data shall be sent unmodified. If the running word disparity is negative and the current data disparity is zero or negative, the pixel data shall be sent inverted. If the running word disparity is zero, the pixel data shall be sent inverted. Cable drive is enhanced with a user selectable preemphasis feature that provides additional output current during transitions to counteract cable loading effects. DC balancing on a cycle-to-cycle basis, is also provided to reduce ISI (Inter-Symbol Interference). With pre-emphasis and DC balancing, a low distortion eye-pattern is provided at the receiver end of the cable. These enhancements allow cables 5 to 10+ meters in length to be driven.

# CONTROL SIGNAL SENT DURING BLANKING (DC BALANCE MODE)

The data enable control signal (DE) is used in the DC Balanced mode to distinguish between pixel data and control information being sent. It must be continuously available to the device in order to correctly separate pixel data from control information. For this reason, DE shall be sent on the clock signals, LVDS CLK1 and CLK2, when operating in the DC Balanced mode. If the value of the control to be sent is 1 (active display), the value of the control word sent on the clock signals shall be 1111000 or 1110000. If the value of the control to be sent is 0 (blanking time), the value of the control word sent on the clock signals shall be 1111100 or 1100000. This is true when R\_FDE=High. See also the pin description tables.

The control information, such as HSYNC and VSYNC, is always sent unmodified. The value of the control word to send is determined by the running word disparity and the value of the control to be sent. If the running word disparity is positive and the value of the control to be sent is 0, the control word sent shall be 1110000. If the running word disparity is zero or negative and the control word to be sent is 0, the control word sent shall be 1111000. If the running word disparity is positive and the value of the control to be sent is 1, the control word sent shall be 1100000. If the running word disparity is zero or negative and the value of the control to be sent is 1, the control word sent shall be 1111100. The DC Balance bit shall be sent as 0 when sending control information during blanking time. See Figure 19. RGB outputs on the DS90CF388 are forced LOW during the blanking time.

Note that in the backward compatible mode (BAL=low) control and data is sent as regular LVDS data. See *Figure 17*.

#### SUPPORT OF CNTLE, CNTLF

The 387/388 will also support the transmission of one or two additional user-defined control signals in the 'dual pixel' DC Balanced output mode which are active during blanking

while VSYNC is low. The additional control signals, referred to as CNTLE and CNTLF, should be multiplexed with data signals and provided to the transmitter inputs. Inputs B26 -CNTLF and B27 - CNTLE are designated for this purpose. When operating in 'DC Balanced' mode, controls (CNTLE, CNTLF) are transmitted on LVDS channels A4 and A5 during the blanking interval when VSYNC is low. CNTLE and CNTLF are sampled ONE (1) clock cycle after VSYNC transitions from a HIGH to a LOW state. CNTLE and CNTLF are sampled on each cycle until VSYNC transitions from a LOW to a HIGH, and they are then latched until the next VSYNC LOW cycle. Refer to Table (Control Signals Transmitted During Blanking) for details. These signals may be active only during blanking while VSYNC is low. Control signal levels are latched and held in the last valid state when VSYNC transitions from low to high. These control signals are available as TTL outputs on the receiver. CNTLE and CNTLF outputs on the DS90CF388 should be left as a no connect (NC) when not used.

#### **Deskew**

The OpenLDI receiver (DS90CF388) is able to tolerate a minimum of 300ps skew between the signals arriving on a single differential pair (intra-pair) and a minimum of ±1 LVDS data bit time skew between signals arriving on dependent differential pair (pair-to-pair). This is supported in the DC Balance data transmission mode only. Each data channel is deskewed independently and is tuned with a step size of 1/3 of a bit time over a range of +/-1 TBIT. The Deskew feature operates up to clock rates of 80 MHz only. When using the DESKEW feature, the sampling strobe will remain within the middle third of the LVDS sub symbol.To complete the deskew operation, a minimum of four clock cycles is required during blanking time. This allows the chipset to support reduced blanking applications.

#### **Backwards Compatible Mode with FPD-Link**

The transmitter provides a second LVDS output clock. Both LVDS clocks will be identical in 'Dual pixel mode'. This feature supports backward compatibility with the previous generation of devices - the second clock allows the transmitter to interface to panels using a 'dual pixel' configuration of two 24-bit or 18-bit 'notebook' receivers.

Note that redundant copies of certain signals are also sent. These signals are denoted with an \* symbol, and are shown in *Figure 17*. The DS90CF388 does not sample the bits show with an \* symbol. If interfaceing with FPD-Link Receivers, these signals may be recovered if desired.

Pre-emphasis feature is available for use in both the DC Balanced and non-DC Balanced (backwards compatible) modes.

#### **Transmitter Features**

The transmitter is designed to reject cycle-to-cycle jitter which may be seen at the transmitter input clock. Very low cycle-to-cycle jitter is passed on to the transmitter outputs. Cycle-to-cycle jitter has been measured over frequency to be less than 100 ps with input step function jitter applied. This should be subtracted from the RSKM/RSKMD budget as shown and described in *Figure 12* and *Figure 13*. This rejection capability significantly reduces the impact of jitter at the TXinput clock pin, and improves the accuracy of data sampling in the receiver. Transmitter output jitter is effected by PLLVCC noise and input clock jitter - minimize supply noise and use a low jitter clock source to limit output jitter.

### **Applications Information** (Continued)

Timing and control signals (VSYNC, HSYNC, DE and two user-defined signals) are sent during blanking intervals to guarantee correct reception of these critical signals.

The transmitter is offered with programmable edge data strobes for convenient interface with a variety of graphics controllers. The transmitter can be programmed for rising edge strobe or falling edge strobe through a dedicated pin. A rising edge transmitter will inter-operate with a falling edge receiver without any translation logic.

#### **RSKM - Receiver Skew Margin**

RSKM is a chipset parameter and is explained in AN-1059 in detail. It is the difference between the transmitter's pulse position and the receiver's strobe window. RSKM must be greater than the summation of: Interconnect skew, LVDS Source Clock Jitter (TJCC), and ISI (if any). See *Figure 12*. Interconnect skew includes PCB traces differences, connector skew and cable skew for a cable application. PCB trace and connector skew can be compensated for in the design of the system. Cable skew is media type and length dependant.

#### **RSKMD - Receiver Skew Margin with DESKEW**

RSKMD is a chipset parameter and is applicable when the DESKEW feature of the DS90CF388 is employed. It is the

#### DS90C387A/DS90CF388A

The DS90C387/CF388 chipset is electrically similar to the DS90C387A/CF388A. The DS90C387A/CF388A is recommended if support of longer cable drive is not required. DC Balance data transmission and cable deskew features are

difference between the receiver's strobe window and the ideal pulse locations. The DESKEW feature adjusts for skew between each data channel and the clock channel. This feature is supported up to 80 MHz clock rate. RSKMD must be greater than the summation of: Transmitter's Pulse Position variance, LVDS Source Clock Jitter (TJCC), and ISI (if any). See *Figure 12*. With Deskew, RSKMD is ≥ 25% of TBIT. Deskew compensates for interconnect skew which includes PCB traces differences, connector skew and cable skew (for a cable application). PCB trace and connector skew can be compensated for in the design of the system. Note, cable skew is media type and length dependant. Cable length may be limited by the RSKMD parameter prior to the interconnect skew reaching 1 TBIT in length due to ISI effects.

#### **POWER DOWN**


Both transmitter and receiver provide a power down feature. When asserted current draw through the supply pins is minimized and the PLLs are shut down. The transmitter outputs are in TRI-STATE when in power down mode. The receiver outputs are forced to a active LOW state when in the power down mode. (See Pin Description Tables). The  $\overline{\text{PD}}$  pin should be driven HIGH to enable the device once  $V_{CC}$  is stable.

disabled to minimize overall power dissipation. The devices will also directly inter-operate with existing FPD-Link devices for backward compatibility.

## **Configuration Table**


TABLE 7. TRANSMITTER / RECEIVER CONFIGURATION TABLE

Pin	Condition	Configuration
R_FB (Tx only)	R_FB = V <sub>CC</sub>	Rising Edge Data Strobe
	R_FB = GND	Falling Edge Data Strobe
R_FDE (both Tx and Rx)	R_FDE = V <sub>CC</sub>	Active data DE = High
	R_FDE = GND	Active data DE = Low
BAL (both Tx and Rx)	BAL=V <sub>CC</sub>	DC Balanced enabled
	BAL=Gnd	DC Balanced disabled (backward compatible to FPD-Link)
DUAL (Tx only)	DUAL=V <sub>CC</sub>	48-bit color (dual pixel) support
	DUAL=1/2V <sub>CC</sub>	Single-to-dual support
	DUAL=Gnd	24-bit color (single pixel) support



# Pin Diagram


# Receiver-DS90CF388



10007307

### Physical Dimensions inches (millimeters)

unless otherwise noted



Dimensions show in millimeters
Order Number DS90C387VJD and DS90CF388VJD
NS Package Number VJD100A

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

VJD100A (Rev B)

#### **BANNED SUBSTANCE COMPLIANCE**

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.



www.national.com

National Semiconductor Americas Customer Support Center Email: new feedback@nsc

Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959 National Semiconductor
Europe Customer Support Center
Fax: +49 (0) 180-530 85 86
Email: europe support@nsc.cc

Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560