# 

## Dual, 8-Bit, Voltage-Output Serial DAC in 8-Pin SOT23

### **General Description**

The MAX5222 contains two 8-bit, buffered, voltage-output digital-to-analog converters (DAC A and DAC B) in a small 8-pin SOT23 package. Both DAC outputs can source and sink 1mA to within 100mV of ground and VDD. The MAX5222 operates with a single +2.7V to +5.5V supply.

The device uses a 3-wire serial interface, which operates at clock rates up to 25MHz and is compatible with SPITM, QSPITM, and MICROWIRETM interface standards. The serial input shift register is 16 bits long and consists of 8 bits of DAC input data and 8 bits for DAC selection and shutdown control. DAC registers can be loaded independently or in parallel at the positive edge of CS.

The MAX5222's ultra-low power consumption and tiny 8-pin SOT23 package make it ideal for portable and battery-powered applications. Supply current is less than 1mA and drops below 1µA in shutdown mode. In addition, the reference input is disconnected from the REF pin during shutdown, further reducing the system's total power consumption.

#### **Features**

- ♦ Operates from a Single +2.7V to +5.5V Supply
- ◆ Tiny 8-Pin SOT23 Package (3mm × 3mm)
- ◆ Dual Buffered Voltage Output
- **♦** Low Power Consumption 0.4mA Operating Current <1µA Shutdown Current
- ♦ Programmable Shutdown Mode
- ♦ 25MHz, 3-Wire Serial Interface
- ♦ SPI, QSPI, and MICROWIRE Compatible


### **Ordering Information**

PART	TEMP. RANGE	PIN-PACKAGE				
MAX5222EKA-T	-40°C to +85°C	8 SOT23-8				

### **Applications**


Digital Gain and Offset Adjustment Programmable Current Source Programmable Voltage Source WWW.DZSC.COM Power-Amp Bias Control **VCO Tuning** 

### Pin Configuration



SPI and QSPI are trademarks of Motorola. Inc. MICROWIRE is a trademark of National Semiconductor Corp.

### Functional Diagram



Maxim Integrated Products 1

### **ABSOLUTE MAXIMUM RATINGS**

V <sub>DD</sub> to GND0.3V to +6V	Operating Temperature Range40°C to +85°C
All Other Pins to GND (Note 1)0.3V to (V <sub>DD</sub> + 0.3V)	Junction Temperature+150°C
Continuous Power Dissipation (T <sub>A</sub> = +70°C)	Storage Temperature Range65°C to +150°C
8-Pin SOT23 (derate 8.7mW/°C above +70°C)696mW	Lead Temperature (soldering, 10s)+300°C

Note 1: The outputs may be shorted to V<sub>DD</sub> or GND if the package power dissipation is not exceeded. Typical short-circuit current to GND is 70mA.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{DD} = +2.7V \text{ to } +5.5V, \text{REF} = V_{DD}, \text{T}_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
STATIC PERFORMANCE	•		1			
Resolution	N		8			Bits
Differential Nonlinearity	DNL	Guaranteed monotonic		±0.3	±1	LSB
Integral Nonlinearity	INL	(Note 2)		±0.3	±1	LSB
Total Unadjusted Error	TUE	(Note 2)		±1		LSB
Zero-Code Offset	Vzs			10		mV
Zero-Code Temperature Coefficient	TC <sub>VZS</sub>			100		μV/°C
Davies Committee Daties Daties	DODD	$4.5V \le V_{DD} \le 5.5V$ , $V_{REF} = 4.096V$		0.15		>//\/
Power-Supply Rejection Ratio	PSRR	$2.7V \le V_{DD} \le 3.6V, V_{REF} = 2.4V$		0.5		mV/V
REFERENCE INPUT			1			
Reference Input Voltage Range			GND		V <sub>DD</sub>	V
Reference Input Capacitance				25		рF
Reference Input Resistance	R <sub>REF</sub>	(Note 3)	8	16		kΩ
Reference Input Resistance (Shutdown Mode)				2		ΜΩ
DAC OUTPUTS			l .			
Output Voltage Range			0		REF	V
Capacitive Load at OUT_					100	рF
Output Resistance				50		Ω
DIGITAL INPUTS			1			
Input High Voltage	VIH		0.7 x V <sub>DD</sub>			V
Input Low Voltage	V <sub>IL</sub>			(	).3 x V <sub>DD</sub>	V
Input Current	I <sub>IN</sub>	$V_{IN} = 0$ or $V_{DD}$		0.1	±10	μΑ
Input Capacitance	CIN	(Note 4)			10	рF

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD} = +2.7 \text{V to } +5.5 \text{V}, \text{REF} = V_{DD}, \text{T}_{A} = \text{T}_{MIN} \text{ to T}_{MAX}, \text{ unless otherwise noted. Typical values are at T}_{A} = +25 ^{\circ}\text{C.})$ 

PARAMETER	SYMBOL	CC	ONDITIONS	MIN	TYP	MAX	UNITS	
DYNAMIC PERFORMANCE	'	1		•				
Voltage-Output Slew Rate	SR	C <sub>L</sub> = 100pF			1		V/µs	
Voltage-Output Settling Time		To $\pm \frac{1}{2}$ LSB, C <sub>L</sub> = 1	100pF		10		μs	
Digital Feedthrough and Crosstalk		All 0s to all 1s			0.25		nV-s	
POWER SUPPLY		1		<u> </u>				
Supply Voltage Range	V <sub>DD</sub>			2.7		5.5	V	
Consists Comment		All inputs O	$V_{DD} = 5.5V$		0.55	1	mA	
Supply Current	IDD	All inputs = 0	$V_{DD} = 3.6V$		0.38		] IIIA	
Shutdown Supply Current	ply Current V <sub>DD</sub> = 5.5V 0.1							

### **TIMING CHARACTERISTICS**

(Figure 3,  $V_{DD}$  = +2.7V to +5.5V,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.) (Note 4)

-						
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SERIAL INTERFACE TIMING			•			
CS Fall to SCLK Rise Setup Time	tcss		50			ns
SCLK Rise to CS Rise Setup Time	tcsh		50			ns
DIN to SCLK Rise Setup Time	t <sub>DS</sub>		20			ns
DIN to SCLK Rise Hold Time	tDH		20			ns
SCLK Pulse Width High	tch		20			ns
SCLK Pulse Width Low	tcL		20			ns
CS Pulse Width High	tcspwh		50			ns


**Note 2:** Reduced digital code range (code 24 through code 232) is due to swing limitations of the output amplifiers. See *Typical Operating Characteristics*.

Note 3: Reference input resistance is code dependent. The lowest input resistance occurs at code 55hex. See the Reference Input section

Note 4: Guaranteed by design. Not production tested.

### **Typical Operating Characteristics**


 $(V_{DD} = +3V, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 




### Typical Operating Characteristics (continued)

 $(V_{DD} = +3V, T_A = +25^{\circ}C, unless otherwise noted.)$ 


#### **LARGE-SIGNAL OUTPUT STEP RESPONSE**



## CLOCK FEEDTHROUGH




### POWER-UP OUTPUT GLITCH



 $V_{DD}$  = CHANGES BETWEEN 0 AND 5V RAMP TIME IS  $10\mu s$ 


### POWER-UP OUTPUT GLITCH





 $V_{DD} = CHANGES BETWEEN 0 AND 5V RAMP TIME IS 1 ms$ 

### Typical Operating Characteristics (continued)

 $(V_{DD} = +3V, T_A = +25^{\circ}C, unless otherwise noted.)$ 







### **Pin Description**

PIN	NAME	FUNCTION
1	CS	Chip Select, Active Low. Enables data to be shifted into the 16-bit shift register. Programming commands are executed at the rising edge of $\overline{\text{CS}}$ .
2	GND	Ground
3	V <sub>DD</sub>	Positive Power Supply (+2.7V to +5.5V). Bypass with 0.22µF to GND.
4	SCLK	Serial Clock Input. Data is clocked in on the rising edge of SCLK.
5	OUTA	DAC A Output Voltage (Buffered)
6	OUTB	DAC B Output Voltage (Buffered)
7	REF	Reference Input for DAC A and DAC B
8	DIN	Serial Data Input of the 16-bit Shift Register. Data is clocked into the register on the rising edge of SCLK.

### Detailed Description

### Analog Section

The MAX5222 contains two 8-bit, voltage-output DACs. The DACs are "inverted" R-2R ladder networks using complementary switches that convert 8-bit digital inputs into equivalent analog output voltages in proportion to the applied reference voltage.

The MAX5222 has one reference input that is shared by DAC A and DAC B. The device includes output buffer amplifiers for both DACs and input logic for simple microprocessor ( $\mu$ P) and CMOS interfaces. The power-supply range is from +5.5V down to +2.7V.

#### Reference Input and DAC Output Range

The voltage at REF sets the full-scale output of the DACs. The input impedance of the REF input is code dependent. The lowest value, approximately  $8k\Omega$ , occurs when the input code is 01010101 (55hex). The maximum value of infinity occurs when the input code is zero.

In shutdown mode, the selected DAC output is set to zero, while the value stored in the DAC register remains unchanged. This removes the load from the reference input to save power. Bringing the MAX5222 out of shutdown mode restores the DAC output voltage. Because the input resistance at REF is code dependent, the DAC's reference source should have an output impedance of no more than  $5\Omega$ . The input capacitance at the

REF pin is also code dependent and typically does not exceed 25pF.

The reference voltage on REF can range anywhere from GND to  $V_{DD}$ . See the *Output Buffer Amplifier* section for more information.

Figure 1 is the DAC simplified circuit diagram.

#### **Output Buffer Amplifiers**

DAC A and DAC B voltage outputs are internally buffered. The buffer amplifiers have a Rail-to-Rail® (GND to  $V_{DD}$ ) output voltage range.

Both DAC output amplifiers can source and sink up to 1mA of current. See the INL vs. Digital Code graph in the *Typical Operating Characteristics*. The amplifiers are unity-gain stable with a capacitive load of 100pF or smaller. The slew rate is typically 1V/µs.

#### Shutdown Mode

When programmed to shutdown mode, the outputs of DAC A and DAC B are passively pulled to GND with a series  $5k\Omega$  resistor. In shutdown mode, the REF input is high impedance ( $2M\Omega$  typical) to conserve current drain from the system reference; therefore, the system reference does not have to be powered down.

Coming out of shutdown, the DAC outputs return to the values kept in the registers. The recovery time is equivalent to the DAC settling time.

Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd.






Figure 1. DAC Simplified Circuit Diagram

#### Serial Interface

An active-low chip select  $(\overline{CS})$  enables the shift register to receive data from the serial data input. Data is clocked into the shift register on every rising edge of the serial clock signal (SCLK). The clock frequency can be as high as 25MHz.

Data is sent most significant bit (MSB) first and can be transmitted in one  $\underline{16}$ -bit word. The write cycle can be segmented when  $\overline{\text{CS}}$  is kept active (low) to allow, for example, two 8-bit-wide transfers. After clocking all  $\underline{16}$  bits into the input shift register, the rising edge of  $\overline{\text{CS}}$  updates the DAC outputs and the shutdown status. Because of their single buffered structure, DACs cannot be simultaneously updated to different digital values.

**Table 1. Input Shift Register** 

	B0*	DAC Data Bit 0 (LSB)
	B1	DAC Data Bit 1
ပည	B2	DAC Data Bit 2
<del> </del>	B3	DAC Data Bit 3
DATA BITS	B4	DAC Data Bit 4
2	B5	DAC Data Bit 5
	B6	DAC Data Bit 6
	B7	DAC Data Bit 7 (MSB)
	LA	Load Reg DAC A, Active High
w	LB	Load Reg DAC B, Active High
BITS	UB4	Uncommitted Bit 4
ا ا	SA	Shut Down, Active High
CONTROL BITS	SB	Shut Down, Active High
Ö	UB3	Uncommitted Bit 3
0	UB2	Uncommitted Bit 2
	UB1**	Uncommitted Bit 1

<sup>\*</sup>Clocked in last.

### Serial-Input Data Format and Control Codes

Table 2 lists the serial-input data format. The 16-bit input word consists of an 8-bit control byte and an 8-bit data byte. The 8-bit control byte is not decoded internally. Every control bit performs one function. Data is clocked in starting with UB1 (uncommitted bit), followed by the remaining control bits and the data byte. The least significant bit (LSB) of the data byte (B0) is the last bit clocked into the shift register (Figure 2).

Table 3 is an example of a 16-bit input word. It performs the following functions:

- 80 hex (128 decimal) loaded into DAC registers A and B.
- DAC A and DAC B are active.

<sup>\*\*</sup>Clocked in first.




Figure 2. 3-Wire Serial-Interface Timing Diagram

### **Table 2. Serial-Interface Programming Commands**

CONTROL											DA	TA			FUNCTION	
UB1	UB2	UB3	SB	SA	UB4	LB	LA	B7 MSB	В6	B5	В4	В3	B2	B1	B0 LSB	FUNCTION
Х	Х	1	*	*	0	0	0	Х	Χ	Х	Х	Х	Χ	Х	Х	No Operation to DAC Registers
Х	Х	1	*	*	0	0	0				•		•			Unassigned Command
Х	Х	1	*	*	0	1	0			8-	Bit DA	AC Da	ıta			Load Register to DAC B
Х	Х	1	*	*	0	0	1			8-	Bit DA	AC Da	ıta			Load Register to DAC A
Х	Х	1	*	*	0	1	1			8-	Bit DA	AC Da	ıta			Load Both DAC Registers
Х	Х	1	0	0	0	*	*	Х	Χ	Χ	Χ	Χ	Χ	Х	Χ	All DACs Active
Х	Х	1	0	0	0	*	*	Х	Χ	Х	Х	Х	Х	Х	Х	Unassigned Command
Х	Х	1	1	0	0	*	*	Х	x x x x x x x					Х	Х	Shut Down
Х	Х	1	0	1	0	*	*	X X X X X X X X Shut Down						Shut Down		
Χ	Х	1	1	1	0	*	*	Χ	x x x x x x x x x						Shut Down	

X = Don't care.

### Table 3. Example of a 16-Bit Input Word

LOADE IN FIRS															DADED N LAST
UB1	UB2	UB3	SB	SA	UB4	LB	LA	В7	В6	B5	В4	В3	B2	B1	В0
Х	Х	1	0	0	0	1	1	1	0	0	0	0	0	0	0



<sup>\* =</sup> Not shown, for the sake of clarity. The functions of loading and shutting down the DACs and programming the logic can be combined in a single command.




Figure 3. Detailed Serial-Interface Timing Diagram

#### Digital Inputs

The digital inputs are compatible with CMOS logic. Supply current increases slightly when toggling the logic inputs through the transition zone between  $0.3 \times V_{DD}$  and  $0.7 \times V_{DD}$ .

#### Microprocessor Interfacing

The MAX5222 serial interface is compatible with MICROWIRE, SPI, and QSPI. For SPI, clear the CPOL and CPHA bits (CPOL = 0 and CPHA = 0). CPOL = 0 sets the inactive clock state to zero, and CPHA = 0 changes data at the falling edge of SCLK. This setting allows SPI to run at full clock speeds. If a serial port is not available on your  $\mu$ P, 3 bits of a parallel port can be used to emulate a serial port by bit manipulation. Minimize digital feedthrough at the voltage outputs by operating the serial clock only when necessary.

#### Table 4. Code Table

	ļ	DAC	со	NTE	NTS	ANALOG		
В7	В6	B5	В4	В3	B2	В1	B0	OUTPUT
1	1	1	1	1	1	1	1	+REF $\times \left(\frac{255}{256}\right)$
1	0	0	0	0	0	0	1	+REF $\times \left(\frac{129}{256}\right)$
1	0	0	0	0	0	0	0	$+REF \times \left(\frac{128}{256}\right) = +\frac{REF}{2}$
0	1	1	1	1	1	1	1	+REF $\times \left(\frac{127}{256}\right)$
0	0	0	0	0	0	0	1	+REF $\times \left(\frac{1}{256}\right)$
0	0	0	0	0	0	0	0	OV

#### Note:

1LSB = REF 
$$\times$$
 2<sup>-8</sup> = REF  $\times$   $\left(\frac{1}{256}\right)$   
ANALOG OUTPUT = REF  $\times$   $\left(\frac{D}{256}\right)$  where D = decimal value of digital input

### Applications Information

The MAX5222 is specified for single-supply operation with  $V_{DD}$  ranging from 2.7V to 5.5V, covering all commonly used supply voltages in 3V and 5V systems.

#### **Initialization**

An internal power-on reset circuit forces the outputs to zero scale and initializes all external registers to zero. This is equivalent to being in the shutdown state. Therefore, at power-up, perform an initial write operation to set the outputs to the desired voltage.

### Power-Supply and Ground Management


GND should be connected to the highest quality ground available. Bypass  $V_{DD}$  with a  $0.1\mu F$  to  $0.22\mu F$  capacitor to GND. The reference input can be used without bypassing. For optimum line/load-transient response and noise performance, bypass the reference input with  $0.1\mu F$  to  $4.7\mu F$  to GND. Careful PC board layout minimizes crosstalk among DAC outputs, the reference, and digital inputs. Separate analog lines with ground traces between them. Make sure that high-frequency digital lines are not routed in parallel to analog lines.

**Chip Information** 

TRANSISTOR COUNT: 1480

PROCESS TECHNOLOGY: BICMOS

### **Package Information**



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.