## 捷多邦,专业PCB打样IMSP430x43x以MSP430x44x MIXED SIGNAL MICROCONTROLLER

SLAS344A - JANUARY 2002 - REVISED FEBRUARY 2002

- Low Supply-Voltage Range, 1.8 V to 3.6 V
- Ultralow-Power Consumption:
  - Active Mode: 280 μA at 1 MHz, 2.2 V
  - Standby Mode: 1.1 μA
  - Off Mode (RAM Retention): 0.1 μA
- Five Power Saving Modes
- Wake-Up From Standby Mode in 6 μs
- 16-Bit RISC Architecture,
   125-ns Instruction Cycle Time
- 12-Bit A/D Converter With Internal Reference, Sample-and-Hold and Autoscan Feature
- 16-Bit Timer With Three<sup>†</sup> or Seven<sup>‡</sup> Capture/Compare-With-Shadow Registers, Timer B
- 16-Bit Timer With Three Capture/Compare Registers, Timer A
- On-Chip Comparator
- Serial Communication Interface (USART), Select Asynchronous UART or Synchronous SPI by Software; Two USARTs (USART0, USART1) In MSP430x44x Devices One USART (USART0) In MSP430x43x Devices
- Brownout Detector
- Supply Voltage Supervisor/Monitor With Programmable Level Detection

- Serial Onboard Programming, No External Programming Voltage Needed Programmable Code Protection by Security Fuse
- Integrated LCD Driver for Up to 160 Segments
- Family Members Include:
  - MSP430F435:

16KB+256B Flash Memory, 512B RAM

- MSP430F436:

24KB+256B Flash Memory, 1KB RAM

– MSP430F437:

32KB+256B Flash Memory, 1KB RAM

- MSP430F447:

32KB+256B Flash Memory, 1KB RAM

MSP430F448:

48KB+256B Flash Memory, 2KB RAM

- MSP430F449:

60KB+256B Flash Memory, 2KB RAM

 For Complete Module Descriptions, See The MSP430x4xx Family User's Guide, Literature Number SLAU056

† 'F435, 'F436, and 'F437 devices † 'F447, 'F448, and 'F449 devices

## description

The Texas Instruments MSP430 series is an ultralow-power microcontroller family consisting of several devices featuring different sets of modules targeted to various applications. The microcontroller is designed to be battery operated for use in extended-time applications. The MSP430 achieves maximum code efficiency with its 16-bit RISC architecture, 16-bit CPU-integrated registers, and a constant generator. The digitally-controlled oscillator provides wake-up from low-power mode to active mode in less than 6 µs. The MSP430x43x and the MSP430x44x series are microcontroller configurations with two built-in 16-bit timers, a fast 12-bit A/D converter, one or two universal serial synchronous/asynchronous communication interfaces (USART), 48 I/O pins, and a liquid crystal driver (LCD) with up to 160 segments.

Typical applications include sensor systems that capture analog signals, convert them to digital values, and process and transmit the data to a host system, or process this data and displays it on a LCD panel. The timers make the configurations ideal for industrial control applications such as ripple counters, digital motor control, EE-meters, hand-held meters, etc. The hardware multiplier enhances the performance and offers a broad code and hardware-compatible family solution.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




#### **AVAILABLE OPTIONS**

	PACKAGED DEVICES				
TA	PLASTIC 80-PIN QFP (PN)	PLASTIC 100-PIN QFP (PZ)			
−40°C to 85°C	MSP430F435IPN† MSP430F436IPN† MSP430F437IPN†	MSP430F435IPZ MSP430F436IPZ MSP430F437IPZ MSP430F447IPZ MSP430F448IPZ MSP430F449IPZ			

<sup>†</sup> Advanced Information


## pin designation, MSP430x435IPN, MSP430x436IPN, MSP430x437IPN<sup>†</sup>






SLAS344A - JANUARY 2002 - REVISED FEBRUARY 2002

## pin designation, MSP430x435IPZ, MSP430x436IPZ, MSP430x437IPZ




SLAS344A - JANUARY 2002 - REVISED FEBRUARY 2002


## pin designation, MSP430x447IPZ, MSP430x448IPZ, MSP430x449IPZ



## MSP430x43x functional block diagrams



## MSP430x44x functional block diagrams



SLAS344A – JANUARY 2002 – REVISED FEBRUARY 2002

## **MSP430x43x Terminal Functions**

		TERN	IINAL					
PN		1/0	PZ		1/0	DESCRIPTION		
NAME	NO.	.,,	NAME	NO.	.,,			
DV <sub>CC1</sub>	1		DV <sub>CC1</sub>	1		Digital supply voltage, positive terminal. Supplies all digital parts		
P6.3/A3	2	I/O	P6.3/A3	2	I/O	General-purpose digital I/O, analog input a3—12-bit ADC		
P6.4/A4	3	I/O	P6.4/A4	3	I/O	General-purpose digital I/O, analog input a4—12-bit ADC		
P6.5/A5	4	I/O	P6.5/A5	4	I/O	General-purpose digital I/O, analog input a5—12-bit ADC		
P6.6/A6	5	I/O	P6.6/A6	5	I/O	General-purpose digital I/O, analog input a6—12-bit ADC		
P6.7/A7/SVSin	6	I/O	P6.7/A7/SVSin	6	I/O	General-purpose digital I/O, analog input a7—12-bit ADC, analog input to brownout, supply voltage supervisor		
V <sub>REF+</sub>	7	0	V <sub>REF+</sub>	7	0	Output of positive terminal of the reference voltage in the ADC		
XIN	8	I	XIN	8	ı	Input port for crystal oscillator XT1. Standard or watch crystals can be connected.		
XOUT/TCLK	9	I/O	XOUT/TCLK	9	I/O	Output terminal of crystal oscillator XT1 or test clock input		
Ve <sub>REF+</sub>	10	ı	Ve <sub>REF+</sub>	10	I	Input for an external reference voltage to the ADC		
V <sub>REF</sub> _/Ve <sub>REF</sub> _	11	I	V <sub>REF</sub> _/Ve <sub>REF</sub> _	11	1	Negative terminal for the ADC's reference voltage for both sources, the internal reference voltage, or an external applied reference voltage.		
P5.1/S0	12	I/O	P5.1/S0	12	I/O	General-purpose I/O / LCD segment output 0		
P5.0/S1	13	I/O	P5.0/S1	13	I/O	General-purpose I/O / LCD segment output 1		
P4.7/S2	14	I/O	S2	14	0	General-purpose I/O / LCD segment output 2		
P4.6/S3	15	I/O	S3	15	0	General-purpose I/O / LCD segment output 3		
P4.5/S4	16	I/O	S4	16	0	General-purpose I/O / LCD segment output 4		
P4.4/S5	17	I/O	S5	17	0	General-purpose I/O / LCD segment output 5		
P4.3/S6	18	I/O	S6	18	0	General-purpose I/O / LCD segment output 6		
P4.2/S7	19	I/O	S7	19	0	General-purpose I/O / LCD segment output 7		
P4.1/S8	20	I/O	S8	20	0	General-purpose I/O / LCD segment output 8		
P4.0/S9	21	I/O	S9	21	0	General-purpose I/O / LCD segment output 9		
S10	22	0	S10	22	0	LCD segment output 10		
S11	23	0	S11	23	0	LCD segment output 11		
S12	24	0	S12	24	0	LCD segment output 12		
S13	25	0	S13	25	0	LCD segment output 13		
S14	26	0	S14	26	0	LCD segment output 14		
S15	27	0	S15	27	0	LCD segment output 15		
S16	28	0	S16	28	0	LCD segment output 16		
S17	29	0	S17	29	0	LCD segment output 17		
P2.7/ADC12CLK/ S18	30	I/O	S18	30	0	General-purpose digital I/O / conversion clock—12-bit ADC LCD segment output 18		
P2.6/CAOUT/S19	31	I/O	S19	31	0	General-purpose digital I/O / Comparator_A output / LCD segment output 19		
S20	32	0	S20	32	0	LCD segment output 20		
S21	33	0	S21	33	0	LCD segment output 21		
S22	34	0	S22	34	0	LCD segment output 22		
S23	35	0	S23	35	0	LCD segment output 23		
P3.7/S24	36	I/O	S24	36	0	General-purpose digital I/O / LCD segment output 24		
P3.6/S25	37	I/O	S25	37	0	General-purpose digital I/O / LCD segment output 25		
P3.5/S26	38	I/O	S26	38	0	General-purpose digital I/O / LCD segment output 26		
P3.4/S27	39	I/O	S27	39	0	General-purpose digital I/O / LCD segment output 27		



SLAS344A - JANUARY 2002 - REVISED FEBRUARY 2002

## MSP430x43x Terminal Functions (Continued)

TERMINAL							
PN NAME	NO.	1/0	PZ NAME	NO.	1/0	DESCRIPTION	
P3.3/UCLK0/S28	40	I/O	S28	40	0	General-purpose digital I/O / ext. clock i/p—USART0/UART or SPI mode, clock o/p—USART0/SPI mode / LCD segment output 28	
P3.2/SOMI0/S29	41	I/O	S29	41	0	General-purpose digital I/O / slave out/master in of USART0/SPI mode / LCD segment output 29	
P3.1/SIMO0/S30	42	I/O	S30	42	0	General-purpose digital I/O / slave out/master out of USART0/SPI mode / LCD segment output 30	
P3.0/STE0/S31	43	I/O	S31	43	0	General-purpose digital I/O / slave transmit enable-USART0/SPI mode / LCD segment output 31	
			S32	44	0	LCD segment output 32	
			S33	45	0	LCD segment output 33	
			P4.7/S34	46	I/O	General-purpose digital I/O / LCD segment output 34	
			P4.6/S35	47	I/O	General-purpose digital I/O / LCD segment output 35	
			P4.5/S36	48	I/O	General-purpose digital I/O / LCD segment output 36	
			P4.4/S37	49	I/O	General-purpose digital I/O / LCD segment output 37	
			P4.3/S38	50	I/O	General-purpose digital I/O / LCD segment output 38	
			P4.2/S39	51	I/O	General-purpose digital I/O / LCD segment output 39	
COM0	44	0	COM0	52	0	COM0-3 are used for LCD backplanes.	
P5.2/COM1	45	I/O	P5.2/COM1	53	I/O	General-purpose digital I/O / common output, COM0–3 are used for LCD backplanes.	
P5.3/COM2	46	I/O	P5.3/COM2	54	I/O	General-purpose digital I/O / common output, COM0–3 are used for LCD backplanes.	
P5.4/COM3	47	I/O	P5.4/COM3	55	I/O	General-purpose digital I/O / common output, COM0–3 are used for LCD backplanes.	
R03	48	I	R03	56	I	Input port of fourth positive (lowest) analog LCD level (V5)	
P5.5/R13	49	I/O	P5.5/R13	57	I/O	General-purpose digital I/O / input port of third most positive analog LCD level (V4 or V3)	
P5.6/R23	50	I/O	P5.6/R23	58	I/O	General-purpose digital I/O / input port of second most positive analog LCD level (V2)	
P5.7/R33	51	I/O	P5.7/R33	59	I/O	General-purpose digital I/O / output port of most positive analog LCD level (V1)	
DV <sub>CC2</sub>	52		DV <sub>CC2</sub>	60			
DV <sub>SS2</sub>	53		DV <sub>SS2</sub>	61			
			P4.1	62	I/O	General-purpose digital I/O	
			P4.0	63	I/O	General-purpose digital I/O	
			P3.7	64	I/O	General-purpose digital I/O	
			P3.6	65	I/O	General-purpose digital I/O	
			P3.5	66	I/O	General-purpose digital I/O	
			P3.4	67	I/O	General-purpose digital I/O	
			P3.3/UCLK0	68	I/O	General-purpose digital I/O / external clock input—USART0/UART or SPI mode, clock output—USART0/SPI mode	
			P3.2/SOMI0	69	I/O	General-purpose digital I/O / slave out/master in of USART0/SPI mode	
			P3.1/SIMO0	70	I/O	General-purpose digital I/O / slave in/master out of USART0/SPI mode	
			P3.0/STE0	71	I/O	General-purpose digital I/O / slave transmit enable USART0/SPI mode	
			P2.7/ADC12CLK	72	I/O	General-purpose digital I/O / conversion clock—12-bit ADC	
			P2.6/CAOUT	73	I/O	General-purpose digital I/O / Comparator_A output	
P2.5/URXD0	54	I/O	P2.5/URXD0	74	I/O	General-purpose digital I/O / receive data in—USART0/UART mode	
0,0.00	<b>J</b> ¬	., 🔾	. 2.0, 0.0,00		., 🔾	Tourse purpose digital in a reserve data in a contratoronic mode	



SLAS344A – JANUARY 2002 – REVISED FEBRUARY 2002

## MSP430x43x Terminal Functions (Continued)

TERMINAL								
PN		1/0	PZ		1/0	DESCRIPTION		
NAME	NO.	1,0	NAME	NO.	,0			
P2.4/UTXD0	55	I/O	P2.4/UTXD0	75	I/O	General-purpose digital I/O / transmit data out—USART0/UART mode		
P2.3/TB2	56	I/O	P2.3/TB2	76	I/O	General-purpose digital I/O / Timer_B3 CCR2. Capture: CCI2A/CCI2B input, compare: Out2 output		
P2.2/TB1	57	I/O	P2.2/TB1	77	I/O	General-purpose digital I/O / Timer_B3 CCR1. Capture: CCI1A/CCI1B input, compare: Out1 output		
P2.1/TB0	58	I/O	P2.1/TB0	78	I/O	General-purpose digital I/O / Timer_B3 CCR0. Capture: CCI0A/CCI0B input, compare: Out0 output		
P2.0/TA2	59	I/O	P2.0/TA2	79	I/O	General-purpose digital I/O / Timer_A Capture: CCI2A input, compare: Out2 output		
P1.7/CA1	60	I/O	P1.7/CA1	80	I/O	General-purpose digital I/O / Comparator_A input		
P1.6/CA0	61	I/O	P1.6/CA0	81	I/O	General-purpose digital I/O / Comparator_A input		
P1.5/TACLK/ ACLK	62	I/O	P1.5/TACLK/ ACLK	82	I/O	General-purpose digital I/O / Timer_A, clock signal TACLK input / ACLK output (divided by 1, 2, 4, or 8)		
P1.4/TBCLK/ SMCLK	63	I/O	P1.4/TBCLK/ SMCLK	83	I/O	General-purpose digital I/O / input clock TBCLK—Timer_B3 / submain system clock SMCLK output		
P1.3/TBOUTH/ SVSOUT	64	I/O	P1.3/TBOutH/ SVSOut	84	I/O	General-purpose digital I/O / switch all PWM digital output ports to high impedance—Timer_B3 TB0 to TB2 / SVS: output of SVS comparator		
P1.2/TA1	65	I/O	P1.2/TA1	85	I/O	General-purpose digital I/O / Timer_A, Capture: CCI1A, compare: Out1 output		
P1.1/TA0/MCLK	66	I/O	P1.1/TA0/MCLK	86	I/O	General-purpose digital I/O / Timer_A. Capture: CCI0B / MCLK output. Note: TA0 is only an input on this pin.		
P1.0/TA0	67	I/O	P1.0/TA0	87	I/O	General-purpose digital I/O / Timer_A. Capture: CCI0A input, compare: Out0 output		
XT2OUT	68	0	XT2OUT	88	0	Output terminal of crystal oscillator XT2		
XT2IN	69	I	XT2IN	89	I	Input port for crystal oscillator XT2. Only standard crystals can be connected.		
TDO/TDI	70	I/O	TDO/TDI	90	I/O	Test data output port. TDO/TDI data output or programming data input terminal		
TDI	71	I	TDI	91	I	Test data input. TDI is used as a data input port. The device protection fuse is connected to TDI.		
TMS	72	I	TMS	92	I	Test mode select. TMS is used as an input port for device programming and test.		
TCK	73	I	TCK	93	I	Test clock. TCK is the clock input port for device programming and test.		
RST/NMI	74	I	RST/NMI	94	I	General-purpose digital I/O / reset input or nonmaskable interrupt input port		
P6.0/A0	75	I/O	P6.0/A0	95	I/O	General-purpose digital I/O / analog input a0 – 12-bit ADC		
P6.1/A1	76	I/O	P6.1/A1	96	I/O	General-purpose digital I/O / analog input a1 – 12-bit ADC		
P6.2/A2	77	I/O	P6.2/A2	97	I/O	General-purpose digital I/O / analog input a2 – 12-bit ADC		
AVSS	78		AVSS	98		Negative terminal that supplies SVS, brownout, oscillator, FLL+, comparator_A, port 1, and LCD resistive divider circuitry.		
DV <sub>SS1</sub>	79		DV <sub>SS1</sub>	99		Digital supply voltage, negative terminal. Supplies all digital parts, except those which are supplied via AVCC/AVSS.		
AVCC	80		<sup>AV</sup> CC	100		Positive terminal that supplies SVS, brownout, oscillator, FLL+, comparator_A, port 1, and LCD resistive divider circuitry; must not power up prior to DVCC1/DVCC2.		



SLAS344A – JANUARY 2002 – REVISED FEBRUARY 2002

## MSP430x44x Terminal Functions

TERMINAL				
PN		I/O	DESCRIPTION	
NAME	NO.			
DV <sub>CC1</sub>	1		Digital supply voltage, positive terminal. Supplies all digital parts	
P6.3/A3	2	I/O	General-purpose digital I/O, analog input a3—12-bit ADC	
P6.4/A4	3	I/O	General-purpose digital I/O, analog input a4—12-bit ADC	
P6.5/A5	4	I/O	General-purpose digital I/O, analog input a5—12-bit ADC	
P6.6/A6	5	I/O	General-purpose digital I/O, analog input a6—12-bit ADC	
P6.7/A7/SVSin	6	I/O	General-purpose digital I/O, analog input a7—12-bit ADC, analog input to brownout, supply voltage supervisor	
V <sub>REF+</sub>	7	0	Output of positive terminal of the reference voltage in the ADC	
XIN	8	I	Input port for crystal oscillator XT1. Standard or watch crystals can be connected.	
XOUT/TCLK	9	1/0	Output terminal of crystal oscillator XT1 or test clock input	
VeREF+	10	-	Input for an external reference voltage to the ADC	
V <sub>REF</sub> _/Ve <sub>REF</sub> _	11	1	Negative terminal for the ADC's reference voltage for both sources, the internal reference voltage, or an external applied reference voltage	
P5.1/S0	12	0	General-purpose digital I/O, LCD segment output 0	
P5.0/S1	13	0	General-purpose digital I/O, LCD segment output 1	
S2	14	0	LCD segment output 2	
S3	15	0	LCD segment output 3	
S4	16	0	LCD segment output 4	
S5	17	0	LCD segment output 5	
S6	18	0	LCD segment output 6	
S7	19	0	LCD segment output 7	
S8	20	0	LCD segment output 8	
S9	21	0	LCD segment output 9	
S10	22	0	LCD segment output 10	
S11	23	0	LCD segment output 11	
S12	24	0	LCD segment output 12	
S13	25	0	LCD segment output 13	
S14	26	0	LCD segment output 14	
S15	27	0	LCD segment output 15	
S16	28	0	LCD segment output 16	
S17	29	0	LCD segment output 17	
S18	30	0	LCD segment output 18	
S19	31	0	LCD segment output 19	
S20	32	0	LCD segment output 20	
S21	33	0	LCD segment output 21	
S22	34	0	LCD segment output 22	
S23	35	0	LCD segment output 23	
S24	36	0	LCD segment output 24	
S25	37	0	LCD segment output 25	
S26	38	0	LCD segment output 26	
S27	39	0	LCD segment output 27	
S28	40	0	LCD segment output 28	



SLAS344A – JANUARY 2002 – REVISED FEBRUARY 2002

## MSP430x44x Terminal Functions (Continued)

TERMINAL			
PN		I/O	DESCRIPTION
NAME	NO.		
S29	41	0	LCD segment output 29
S30	42	0	LCD segment output 30
S31	43	0	LCD segment output 31
S32	44	0	LCD segment output 32
S33	45	0	LCD segment output 33
P4.7/S34	46	I/O	General-purpose digital I/O / LCD segment output 34
P4.6/S35	47	I/O	General-purpose digital I/O / LCD segment output 35
P4.5/UCLK1/S36	48	I/O	General-purpose digital I/O / external clock input—USART1/UART or SPI mode, clock output—USART1/SPI MODE / LCD segment output 36
P4.4/SOMI1/S37	49	I/O	General-purpose digital I/O / slave out/master in of USART1/SPI mode / LCD segment output 37
P4.3/SIMO1/S38	50	I/O	General-purpose digital I/O / slave in/master out of USART1/SPI mode / LCD segment output 38
P4.2/STE1/S39	51	I/O	General-purpose digital I/O / slave transmit enable—USART1/SPI mode / LCD segment output 39
COM0	52	0	COM0–3 are used for LCD backplanes.
P5.2/COM1	53	I/O	General-purpose digital I/O / Common output, COM0-3 are used for LCD backplanes.
P5.3/COM2	54	I/O	General-purpose digital I/O / Common output, COM0-3 are used for LCD backplanes.
P5.4/COM3	55	I/O	General-purpose digital I/O / Common output, COM0-3 are used for LCD backplanes.
R03	56	I	Input port of fourth positive (lowest) analog LCD level (V5)
P5.5/R13	57	I/O	General-purpose digital I/O / Input port of third most positive analog LCD level (V4 or V3)
P5.6/R23	58	I/O	General-purpose digital I/O / Input port of second most positive analog LCD level (V2)
P5.7/R33	59	I/O	General-purpose digital I/O / Output port of most positive analog LCD level (V1)
DV <sub>CC2</sub>	60		
DV <sub>SS2</sub>	61		
P4.1/URXD1	62	I/O	General-purpose digital I/O / receive data in—USART1/UART mode
P4.0/UTXD1	63	I/O	General-purpose digital I/O / transmit data out—USART1/UART mode
P3.7/TB6	64	I/O	General-purpose digital I/O / Timer_B7 CCR6 / Capture: CCI6A/CCI6B input, compare: Out6 output
P3.6/TB5	65	I/O	General-purpose digital I/O / Timer_B7 CCR5 / Capture: CCI5A/CCI5B input, compare: Out5 output
P3.5/TB4	66	I/O	General-purpose digital I/O / Timer_B7 CCR4 / Capture: CCI4A/CCI4B input, compare: Out4 output
P3.4/TB3	67	I/O	General-purpose digital I/O / Timer_B7 CCR3 / Capture: CCl3A/CCl3B input, compare: Out3 output
P3.3/UCLK0	68	I/O	General-purpose digital I/O / external clock input—USART0/UART or SPI mode, clock output—USART0/SPI mode
P3.2/SOMI0	69	I/O	General-purpose digital I/O / slave out/master in of USART0/SPI mode
P3.1/SIMO0	70	I/O	General-purpose digital I/O / slave in/master out of USART0/SPI mode
P3.0/STE0	71	I/O	General-purpose digital I/O / slave transmit enable—USART0/SPI mode
P2.7/ADC12CLK	72	I/O	General-purpose digital I/O / conversion clock—12-bit ADC
P2.6/CAOUT	73	I/O	General-purpose digital I/O / Comparator_A output
P2.5/URXD0	74	I/O	General-purpose digital I/O / receive data in—USART0/UART mode
P2.4/UTXD0	75	I/O	General-purpose digital I/O / transmit data out—USART0/UART mode
P2.3/TB2	76	I/O	General-purpose digital I/O / Timer_B7 CCR2. Capture: CCI2A/CCI2B input, compare: Out2 output
P2.2/TB1	77	I/O	General-purpose digital I/O / Timer_B7 CCR1. Capture: CCI1A/CCI1B input, compare: Out1 output
P2.1/TB0	78	I/O	General-purpose digital I/O / Timer_B7 CCR0. Capture: CCI0A/CCI0B input, compare: Out0 output
P2.0/TA2	79	I/O	General-purpose digital I/O / Timer_A Capture: CCl2A input, compare: Out2 output
P1.7/CA1	80	I/O	General-purpose digital I/O / Comparator_A input



SLAS344A - JANUARY 2002 - REVISED FEBRUARY 2002

## MSP430x44x Terminal Functions (Continued)

TERMINAL			
PN		I/O	DESCRIPTION
NAME	NO.		
P1.6/CA0	81	I/O	General-purpose digital I/O / Comparator_A input
P1.5/TACLK/ ACLK	82	I/O	General-purpose digital I/O / Timer_A, clock signal TACLK input / ACLK output (divided by 1, 2, 4, or 8)
P1.4/TBCLK/ SMCLK	83	I/O	General-purpose digital I/O / input clock TBCLK—Timer_B7 / submain system clock SMCLK output
P1.3/TBOutH/ SVSOut	84	I/O	General-purpose digital I/O / switch all PWM digital output ports to high impedance—Timer_B7 TB0 to TB6 / SVS: output of SVS comparator
P1.2/TA1	85	I/O	General-purpose digital I/O / Timer_A, Capture: CCI1A, compare: Out1 output
P1.1/TA0/MCLK	86	I/O	General-purpose digital I/O / Timer_A. Capture: CCI0B / MCLK output.  Note: TA0 is only an input on this pin.
P1.0/TA0	87	I/O	General-purpose digital I/O / Timer_A. Capture: CCI0A input, compare: Out0 output
XT2OUT	88	0	Output terminal of crystal oscillator XT2
XT2IN	89	I	Input port for crystal oscillator XT2. Only standard crystals can be connected.
TDO/TDI	90	I/O	Test data output port. TDO/TDI data output or programming data input terminal
TDI	91	I	Test data input. TDI is used as a data input port. The device protection fuse is connected to TDI.
TMS	92	I	Test mode select. TMS is used as an input port for device programming and test.
TCK	93	I	Test clock. TCK is the clock input port for device programming and test.
RST/NMI	94	I	Reset input or nonmaskable interrupt input port
P6.0/A0	95	I/O	General-purpose digital I/O, analog input a0—12-bit ADC
P6.1/A1	96	I/O	General-purpose digital I/O, analog input a1—12-bit ADC
P6.2/A2	97	I/O	General-purpose digital I/O, analog input a2—12-bit ADC
AVSS	98		Negative terminal that supplies SVS, brownout, oscillator, FLL+, comparator_A, port 1, and LCD resistive divider circuitry.
DV <sub>SS1</sub>	99		Digital supply voltage, negative terminal. Supplies all digital parts, except those which are supplied via AVCC/AVSS.
AVCC	100		Positive terminal that supplies SVS, brownout, oscillator, FLL+, comparator_A, port 1, and LCD resistive divider circuitry; must not power up prior to DV <sub>CC1</sub> /DV <sub>CC2</sub> .

SLAS344A - JANUARY 2002 - REVISED FEBRUARY 2002

## short-form description

#### processing unit


The processing unit is based on a consistent and orthogonal CPU and instruction set. This design structure results in a RISC-like architecture, highly transparent to the application development and notable for its ease of programming. All operations, other than program-flow instructions, are consequently performed as register operations in conjunction with seven addressing modes for source and four modes for destination operand.

### **CPU**

The CPU has 16 registers that provide reduced instruction execution time. This reduces the register-to-register operation execution time to one cycle of the processor frequency.

Four of the registers are reserved for special use as program counter, stack pointer, status register, and constant generator. The remaining registers are available as general-purpose registers.

Peripherals are connected to the CPU using a data address and control bus, and can be easily handled with all memory manipulation instructions.



#### instruction set

The instruction set for this register-to-register architecture constitutes a powerful and easy-to-use assembler language. The instruction set consists of 51 instructions with three formats and seven address modes. Table 1 provides a summary and example of the three types of instruction formats; the address modes are listed in Table 2.

**Table 1. Instruction Word Formats** 

Dual operands, source-destination	e.g. ADD R4,R5	R4 + R5> R5		
Single operands, destination only	e.g. CALL R8	PC ->(TOS), R8-> PC		
Relative jump, un/conditional	e.g. JNE	Jump-on-equal bit = 0		

Each instruction operating on word and byte data is identified by the suffix B.

Examples:	WORD	INSTRUCTIONS	BYTE IN	BYTE INSTRUCTIONS			
	MOV	EDE, TONI	MOV.B	EDE,TONI			
	ADD	#235h, and MEM	ADD.B	#35h, and MEM			
	PUSH	R5	PUSH.B	R5			
	SWPB	R5	_				



## instruction set (continued)

**Table 2. Address Mode Descriptions** 

ADDRESS MODE	s	D	SYNTAX	EXAMPLE	OPERATION
Register	~	~	MOV Rs,Rd	MOV R10,R11	R10> R11
Indexed	~	~	MOV X(Rn),Y(Rm)	MOV 2(R5),6(R6)	M(2+R5)—> M(6+R6)
Symbolic (PC relative)	~	~	MOV EDE,TONI		M(EDE)> M(TONI)
Absolute	7	~	MOV and MEM,and TCDAT		M(MEM) —> M(TCDAT)
Indirect	~		MOV @Rn,Y(Rm)	MOV @R10,Tab(R6)	M(R10)> M(Tab+R6)
Indirect autoincrement	7		MOV @Rn+,Rm	MOV @R10+,R11	M(R10) —> R11 R10 + 2—> R10
Immediate	~		MOV #X,TONI	MOV #45,TONI	#45 —> M(TONI)

NOTE: S = source D = destination

Computed branches (BR) and subroutine call (CALL) instructions use the same address modes as other instructions. These address modes provide *indirect* addressing, which is ideally suited for computed branches and calls. The full use of this programming capability results in a program structure which is different from structures used with conventional 8- and 16-bit controllers. For example, numerous routines can be easily designed to deal with pointers and stacks instead of using flag-type programs for flow control.

### operating modes

The MSP430 operating modes support various advanced requirements for ultralow power and ultralow energy consumption. The intelligent management of the operations during the different module operation modes and CPU states achieves this. The requirements are fully supported during interrupt event handling. An interrupt event awakens the system from each of the various operating modes and returns with the RETI instruction to the mode that was selected before the interrupt event. The clocks used are ACLK, SMCLK and MCLK.

ACLK is the crystal frequency, MCLK and SMCLK are either multiples of ACLK or come from the crystal oscillators. MCLK and SMCLK are used as the system clock and subsystem clock.

The software can configure six operating modes:

- Active mode AM; SCG1=0, SCG0=0, OscOff=0, CPUOff=0: CPU clocks are active
- Low-power mode 0 (LPM0); SCG1=0, SCG0=0, OscOff=0, CPUOff=1:
  - CPU is disabled ACLK and SMCLK remain active. MCLK is disabled FLL+ Loop control remains active
- Low-power mode 1 (LPM1); SCG1=0, SCG0=1, OscOff=0, CPUOff=1:
  - CPU is disabled
     FLL+ Loop control is disabled
     ACLK and SMCLK remain active. MCLK is disabled
- Low-power mode 2 (LPM2); SCG1=1, SCG0=0, OscOff=0, CPUOff=1:
  - CPU is disabled
     MCLK and FLL+ loop control and DCOCLK are disabled
     DCO's dc-generator remains enabled
     ACLK remains active



SLAS344A - JANUARY 2002 - REVISED FEBRUARY 2002

## operating modes (continued)

- Low-power mode 3 (LPM3); SCG1=1, SCG0=1, OscOff=0, CPUOff=1:
  - CPU is disabled MCLK, FLL+ loop control, and DCOCLK are disabled DCO's dc-generator is disabled ACLK remains active
- Low-power mode 4 (LPM4); SCG1=X, SCG0=X, OscOff=1, CPUOff=1:
  - CPU is disabled
     ACLK is disabled
     MCLK, FLL+ loop control, and DCOCLK are disabled
     DCO's dc-generator is disabled
     Crystal oscillator is stopped

SMCLK is disabled with SMCLKOFF bit in register FLL+CTL1 (054h). The selected clock source (DCOCLK or XT2CLK) can be switched off only if SMCLKOFF = 1.

#### NOTE:

Peripheral operation is not halted by CPUOff. Peripherals are controlled by their individual control registers.

The various operating modes are controlled by the software through control of the internal clock system operation. This clock system gives a large combination of hardware and software capabilities to run the application with the lowest power consumption and with optimized system costs:

- Use of the internal clock (DCO) generator without any external components
- Selection of an external crystal or ceramic resonator for lowest frequency and cost
- Application of an external clock source

The control bits that most influence the operation of the clock system and support fast turnon from low power operating modes are located in the status register SR. Four bits control the CPU and the system clock generator: SCG1, SCG0, OscOff, and CPUOff.



CPUOff, SCG1, SCG0, and OscOff are the most important bits in low-power control when the basic function of the system clock generator is established. They are pushed to the stack whenever an interrupt is accepted and saved for returning to the operation before an interrupt request. They can be manipulated via indirect access to the data on the stack during execution of an interrupt handler so that program execution can resume in another power operating mode after return-from-interrupt.

CPUOff: The CPUOff bit, when set, disables CPU (MCLK is disabled).

SCG0: The SCG0 bit, when set, disables the FLL+ loop control.

SCG1: The SCG1 bit, when set, disables the DCOCLK signal.

OscOff: The OscOff bit, when set, disables the LFXT1 crystal oscillator.

DC generator: When both SCG0 and SCG1 are set, the dc generator for the DCO is disabled.

XT2Off: The XT2Off bit, when set, disables the XT2 crystal oscillator. XT2 is disabled only if it is un-

used for MCLK (SELM≠2 or CPUOff=1) and if it is unused for SMCLK (SELS=0 or

SMCLKOFF=1). Both conditions prevent disabling of XT2 accidentially.

SMCLKOFF: SMCLKOFF, when set, switches off clock SMCLK.



SLAS344A - JANUARY 2002 - REVISED FEBRUARY 2002

### interrupt vector addresses

The interrupt vectors and the power-up starting address are located in the address range 0FFFh – 0FFE0h. The vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence.

Table 3. Interrupt Sources, Flags, and Vectors of 4xx Configurations

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Power-up External Reset Watchdog Flash memory	WDTIFG KEYV (see Note 1)	Reset	OFFFEh	15, highest
NMI Oscillator Fault Flash memory access violation	NMIIFG (see Notes 1 and 3) OFIFG (see Notes 1 and 3) ACCVIFG (see Notes 1 and 3)	(Non)maskable (Non)maskable (Non)maskable	0FFFCh	14
Timer_B7 <sup>†</sup>	CCIFG0 (see Note 2)	Maskable	0FFFAh	13
Timer_B7 <sup>†</sup>	CCIFG1 to CCIFG6 TBIFG (see Notes 1 and 2)	Maskable	0FFF8h	12
Comparator_A	CAIFG	Maskable	0FFF6h	11
Watchdog Timer	WDTIFG	Maskable	0FFF4h	10
USART0 receive	URXIFG0	Maskable	0FFF2h	9
USART0 transmit	UTXIFG0	Maskable	0FFF0h	8
ADC	ADCIFG (see Notes 1 and 2)	Maskable	0FFEEh	7
Timer_A3	CCIFG0 (see Note 2)	Maskable	0FFECh	6
Timer_A3	CCIFG1, CCIFG2, TAIFG (see Notes 1 and 2)	Maskable	0FFEAh	5
I/O port P1 (eight flags)	P1IFG.0 (see Notes 1 and 2) To P1IFG.7 (see Notes 1 and 2)	Maskable	0FFE8h	4
USART1 receive <sup>‡</sup>	URXIFG1	Maskable	0FFE6h	3
USART1 transmit <sup>‡</sup>	UTXIFG1	Maskable	0FFE4h	2
I/O port P2 (eight flags)	P2IFG.0 (see Notes 1 and 2) To P2IFG.7 (see Notes 1 and 2)	Maskable	0FFE2h	1
Basic Timer1	BTIFG	Maskable	0FFE0h	0, lowest

<sup>‡&#</sup>x27;43x uses Timer\_B3 with CCIFG0, CCIFG1 to CCIFG2 flags, and TBIFG. '44x uses Timer\_B7 with CCIFG0, CCIFG1 to CCIFG6, and TBIFG ‡USART1 is implemented in '44x only.

NOTES: 1. Multiple source flags

- 2. Interrupt flags are located in the module.
- 3. (Non)maskable: the individual interrupt-enable bit can disable an interrupt event, but the general-interrupt enable can not disable it

## special function registers

Most interrupt and module-enable bits are collected in the lowest address space. Special-function register bits not allocated to a functional purpose are not physically present in the device. This arrangement provides simple software access.



SLAS344A - JANUARY 2002 - REVISED FEBRUARY 2002

## interrupt enable 1 and 2

Address	7	6	5	4	3	2	1	0
0h	UTXIE0	URXIE0	ACCVIE	NMIIE			OFIE	WDTIE
	rw-0	rw-0	rw-0	rw-0			rw-0	rw-0

WDTIE: Watchdog-timer-interrupt enable signal
OFIE: Oscillator-fault-interrupt enable signal
NMIIE: Nonmaskable-interrupt enable signal

ACCVIE: (Non)maskable-interrupt enable signal, access violation if FLASH memory/module is busy

URXIE0: USARTO, UART, and SPI receive-interrupt enable signal UTXIE0: USARTO, UART, and SPI transmit-interrupt enable signal

URXIE1: USART1, UART, and SPI receive-interrupt enable signal (MSP430F44x devices only)
UTXIE1: USART1, UART, and SPI transmit-interrupt enable signal (MSP430F44x devices only)

BTIE: Basic timer interrupt enable signal

## interrupt flag register 1 and 2



WDTIFG: Set on overflow or security key violation or

reset on VCC power-on or reset condition at RST/NMI

OFIFG: Flag set on oscillator fault NMIIFG: Set via RST/NMI pin

URXIFG0: USART0, UART, and SPI receive flag UTXIFG0: USART0, UART, and SPI transmit flag

URXIFG1: USART1, UART, and SPI receive flag (MSP430F44x devices only)
UTXIFG1: USART1, UART, and SPI transmit flag (MSP430F44x devices only)

BTIFG: Basic timer flag



SLAS344A - JANUARY 2002 - REVISED FEBRUARY 2002

## module enable registers 1 and 2

Address 7 6 5 4 3 2 1 0
UTXE0 URXE0 USPIE0

rw-0 rw-0

URXE0: USART0, UART receive enable UTXE0: USART0, UART transmit enable

USPIE0: USARTO, SPI (synchronous peripheral interface) transmit and receive enable

rw-0

Address 7 6 5 4 3 2 1 0
05h UTXE1 URXE1 USPIE1

URXE1: USART1, UART receive enable (MSP430F44x devices only)
UTXE1: USART1, UART transmit enable (MSP430F44x devices only)

USPIE1: USART1, SPI (synchronous peripheral interface) transmit and receive enable (MSP430F44x

devices only)

Legend: rw: Bit Can Be Read and Written

rw-0: Bit Can Be Read and Written. It Is Reset by PUC.

rw-0

**SFR Bit Not Present in Device** 

### memory organization

		MSP430F435	MSP430F436	MSP430F437 MSP430F447	MSP430F448	MSP430F449
Memory	Size	16KB	24KB	32KB	48KB	60KB
Main: interrupt vector	Flash	0FFFFh – 0FFE0h	0FFFFh – 0FFE0h	0FFFFh – 0FFE0h	0FFFFh – 0FFE0h	0FFFFh – 0FFE0h
Main: code memory	Flash	0FFFFh – 0C000h	0FFFFh – 0A000h	0FFFFh – 08000h	0FFFFh – 04000h	0FFFFh – 01100h
Information memory	Size	256 Byte	256 Byte	256 Byte	256 Byte	256 Byte
	Flash	010FFh – 01000h	010FFh – 01000h	010FFh – 01000h	010FFh – 01000h	010FFh – 01000h
Boot memory	Size	1KB	1KB	1KB	1KB	1KB
	ROM	0FFFh – 0C00h	0FFFh – 0C00h	0FFFh – 0C00h	0FFFh – 0C00h	0FFFh – 0C00h
RAM	Size	512 Byte 03FFh – 0200h	1KB 05FFh – 0200h	1KB 05FFh – 0200h	2KB 09FFh – 0200h	2KB 09FFh – 0200h
Peripherals	16-bit	01FFh - 0100h	01FFh - 0100h	01FFh - 0100h	01FFh - 0100h	01FFh - 0100h
	8-bit	0FFh - 010h	0FFh - 010h	0FFh - 010h	0FFh - 010h	0FFh - 010h
	8-bit SFR	0Fh - 00h	0Fh - 00h	0Fh - 00h	0Fh - 00h	0Fh - 00h

### boot ROM containing bootstrap loader

The intention of the bootstrap loader is to download data into the flash memory module. Various write, read, and erase operations are needed for a proper download environment.

### functions of the bootstrap loader:

Definition of read: Apply data to pin P1.0/TA0 (BSLTX) and transmit peripheral registers or memory data to

pin P1.0/TA0.

write: Read data from pin P1.1/TA0/MCLK (BSLRX) and write it to flash memory.



SLAS344A - JANUARY 2002 - REVISED FEBRUARY 2002

## boot ROM containing bootstrap loader (continued)

#### unprotected functions

Mass erase, erase of the main memory (segment 0 to segment n)

Access to the MSP430 via the bootstrap loader is protected. It must be enabled before any protected function can be performed. The 256 bits in 0FFE0h to 0FFFFh provide the access key.

### protected functions

All protected functions can be executed only if the access is enabled.

- Write/program byte into flash memory. The parameters passed are start address and number of bytes (the flash segment-write feature of the flash memory is not supported and not used with the UART protocol).
- Segment erase of segment 0 to segment n in main memory, and segment erase of segments A and B in the information memory
- Reading of all data in main memory and information memory
- Reading and writing to all peripheral modules and RAM
- Modifying PC and start program execution immediately

#### NOTE:

Unauthorized readout of code and data is prevented by the user's definition of the data in the interrupt memory locations.

#### features of the bootstrap loader are:

- UART communication protocol, fixed to 9600 baud
- Port pin P1.0/TA0 for transmit, P1.1/TA0/MCLK for receive
- TI standard serial protocol definition
- Loader implemented in flash memory version only
- Program execution starts with the user vector at 0FFFEh or with the bootstrap loader (address 0C00h)

#### hardware resources used for serial input/output:

- Pins P1.0/TA0 and P1.1/TA0/MCLK for serial data transmission
- TCK and RST/NMI to start program execution at the reset or bootstrap loader vector
- FLL+ module: SCFI0=0, SCFI1=098h, SCG0=1
- Timer\_A: Timer\_A operates in continuous mode with SMCLK source selected, input divider set to 1, and using CCR0 and polling CCIFG0.
- WDT: Watchdog Timer is halted
- Interrupt: GIE=0, NMIIE=0, OFIFG=0, ACCVIFG=0
- Using the stack depends on the start condition:
   Starting via RST/NMI and TCK pin: 6 bytes used, stack pointer initialized to 220h
   Start via SW (e.g., BR &0C02h): 6 bytes used, on top of the actual stack pointer
- RAM: 20 bytes used, start at address 0200h, last address used: 0219h


#### NOTE:

When writing RAM data via the bootstrap loader, make sure the stack is outside the range of data to be written.


Program execution begins with the user's reset vector at FFFEh (standard method) if TCK is held high while RST/NMI goes from low to high.



## boot ROM containing bootstrap loader (continued)



Program execution begins with the bootstrap vector at 0C00h (boot ROM) if TCK has applied a minimum of two negative edges at signal/pin TCK, and if TCK is low while RST/NMI goes from low to high.



NOTES: 4. The default level of TCK is high. An active low has to be applied to enter the bootstrap loader. Other MSP430s which have a pin function used with a low default level can use an inverted signal.

5. The TMS signal must be high while TCK clocks are applied. This ensures that the JTAG controller function remains in its default mode.

The bootstrap loader does not start (via the vector in address 0C00h) if:

- There are less than two negative edges at TCK while RST/NMI is low
- TCK is high when RST/NMI goes from low to high
- JTAG has control over the MSP430 resources
- The supply voltage V<sub>CC</sub> drops and a POR is executed
- RST/NMI pin is configured for NMI function (NMI bit is set)

## flash memory


- Flash memory has n segments of main memory and two segments of information memory (A and B) of 128 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A and B can be erased individually, or as a group with segments 0-n.
   Segments A and B are also called *information memory*.
- A security fuse burning is irreversible; no further access to JTAG is possible afterwards.
- Internal generation of the programming/erase voltage: no external V<sub>PP</sub> has to be applied, but V<sub>CC</sub> increases
  the supply current requirements.
- Program and erase timing is controlled by hardware in the flash memory no software intervention is needed.
- The control hardware is called the flash-timing generator. The input frequency of the flash-timing generator should be in the proper range and should be maintained until the write/program or erase operation is completed.



SLAS344A - JANUARY 2002 - REVISED FEBRUARY 2002

## flash memory (continued)

- During program or erase, no code can be executed from flash memory and all interrupts must be disabled by setting the GIE, NMIIE, ACCVIE, and OFIE bits to zero. If a user program requires execution concurrent with a flash program or erase operation, the program must be executed from memory other than the flash memory (e.g., boot ROM, RAM). In the event a flash program or erase operation is initiated while the program counter is pointing to the flash memory, the CPU will execute JMP \$ instructions until the flash program or erase operation is completed. Normal execution of the previously running software then resumes.
- Unprogrammed, new devices may have some bytes programmed in the information memory (needed for test during manufacturing). The user should perform an erase of the information memory prior to the first use.



## flash memory, control register FCTL1, FCTL2, and FCTL3


All control bits are reset during PUC. PUC is active after VCC is applied, a reset condition is applied to the RST/NMI pin or the Watchdog Timer expires, a watchdog access violation occurs, or an improper flash operation has been performed. Any write to control register FCTL1 during erase, mass erase, or write (programming) ends in an access violation with ACCVIFG=1. In an active segment write mode the control register may be written if wait mode is active (WAIT=1). Read access is possible at any time without restrictions.

The control bits of control register FCTL1 hold all bits that apply write (programming) or erase modes. Writing to the control register requires key word 0A5H in the *high-byte*. Any other data there generates a power-up clear (PUC) which resets the controller.



SLAS344A - JANUARY 2002 - REVISED FEBRUARY 2002

## flash memory, control register FCTL1, FCTL2, and FCTL3 (continued)




The bits control erase or mass erase of the flash, write (WRT), programming, or segment write (SEGWRT).


The control register FCTL2 determines the operation of the timing generator that generates all the timing signals necessary for write, erase, and mass erase from the selected clock source. One of three different clock sources may be selected. The selected clock source must be divided to meet the frequency requirements specified in the recommended operating conditions.

#### NOTE:

The mass erase duration generated by the flash timing generator is at least 11.1 ms. The cumulative mass erase time needed is 200 ms. This can be achieved by repeating the mass erase operation until the cumulative mass erase time is met (a minimum of 19 cycles may be required).



Control register FCTL3 determines the access and flags the status and error conditions of the flash operation. There are no restrictions to modify this control register. Control bits are reset or set (WAIT) with PUC but key violation bit KEYV is reset with POR.



## flash memory, interrupt and security key violation




Figure 1. Block Diagram of NMI Interrupt Sources

One NMI vector is used for three NMI events: RST/NMI (NMIIFG), oscillator fault (OFIFG), and flash memory access violation (ACCVIFG). The software can determine the source of the interrupt request since all flags remain set until they are reset by the software. The enable flag(s) must be set only within one instruction directly before the return-from-interrupt (RETI) instruction. This ensures that the stack remains under control. A pending NMI interrupt request does not increase stack demand unnecessarily.



SLAS344A – JANUARY 2002 – REVISED FEBRUARY 2002

## peripherals

Peripherals, which are connected to the CPU through data, address, and control busses, can be easily handled using all memory-manipulation instructions.


## oscillator and system clock

Three clocks are used in the system:

- Main system (master) clock (MCLK), used by the CPU and the system
- Subsystem (master) clock (SMCLK), used by the peripheral modules
- Auxiliary clock (ACLK), originated by LFXT1CLK (crystal frequency) and used by the peripheral modules



## oscillator and system clock (continued)



The clock source for MCLK is forced to DCOCLK if the selected clock source for MCLK fails. Failing includes the crystal oscillator has not started, or stopped working. Note that if MCLK is automaticaly switched to DCLOCK because of a failure, the SELM bits will NOT change. They will retain their previous setting and should be reset by software

‡ OscOff bit switches off the LFXT1 oscillator only if the oscillator is unused by MCLK (SELM≠3 or CPUOff=1)

§ XT2Off bit switches off the XT2 oscillator only if it is unused by MCLK (SELM≠2 or CPUOff = 1) and SMCLK (SELS=0 or SMCLKOFF=1)

Figure 2. Block Diagram of FLL+ Oscillator and System Clock



SLAS344A - JANUARY 2002 - REVISED FEBRUARY 2002

## oscillator and system clock (continued)

The ACLK is defined by connecting a low-power, low-frequency, or high-frequency crystal to the oscillator, or by applying an external clock source (XTS\_FLL must be set). The crystal oscillator may be switched off when the ACLK oscillator is not needed for the present operation mode.

The software selects the DCOCLK frequency. The DCOCLK is active if SCG1 is reset and stopped if SCG1 is set. The dc generator can be stopped when SCG0 and SCG1 are set. The dc generator, which defines the basic DCO frequency, can be adjusted in five steps using control bits FN 2, FN 3, FN 4, and FN 8.

When the target frequency needs modification of the FN\_x bits, increasing D or setting DCO+, the following sequence ensures that the maximum system frequency  $[f_{(svstem)}]$  is not exceeded:

- 1. Save FLL lock bit (SCG0 in status register) and set it; loop control goes off.
- 2. Load modulation control register SCFQCTL with new data (modulation bit M, multiply factor N).
- 3. Set DCO control bits and MSB's of modulator: SCFI1 = 0Fh to lowest possible frequency.
- Select DCO+ control bit to be set or reset.
- 5. Load control register SCFI0 with new data.
- 6. Restore or set/reset the FLL control bit.

#### NOTE:

The system clock generator starts with the DCOCLK for MCLK (CPU clock) and program execution starts quickly. The software defines the ACLK clock generation through control bit manipulation.


The MCLK is selected from DCOCLK (SELM {0,1}), XT2CLK (SELM=2), or ACLK (SELM=3). The initial source for MCLK is DCOCLK. The SMCLK selects between two clock sources, the DCOCLK (SELS=0, initial state) and XT2CLK (SELS=1). The XT2CLK is defined by connecting a high-frequency crystal to the oscillator (XT2IN, XT2OUT), or by applying an external clock source to XT2IN. The crystal oscillator may be switched off when the XT2 oscillator is not needed for the present operation mode.

The start conditions for MCLK and SMCLK frequency are identical to the FLL in MSP430x3xx devices, but the correct capacitors at pin XIN and XOUT have to be selected with OscCap bits in register FLL+CTL0 at address 053h.

The ACLK, supplied for external use via port P1.5, may be divided by 1, 2, 4, or 8. This ensures clock signal compatibility to the MSP430x3xx and MSP430x4xx families.



## oscillator and system clock (continued)



NOTE: DCOF indicates that the upper ( $N_{DCO} \ge 28$ ) and lower ( $N_{DCO} = 0$ ) limit of the DCO frequency range is used.




Figure 3. Registers and Control Bits of FLL+ Oscillator and System Clock

Four oscillator-fault bits, DCOF, XT1OF, LFOF, and XT2OF indicate if the DCO, LFXT1 oscillator-HF mode, LFXT1 oscillator-LF mode, and XT2 oscillator respectively, are operating properly. The oscillator fault XT1OF is applicable only if XTS\_FLL=1, and LFOF is applicable only if XTS\_FLL=0. If one of the four oscillator faults occurs, the OSCFault signal set the OFIFG flag. An NMI service is requested if the interrupt enable bit OFIE is set.

#### WARNING:

The oscillator fault flag is set if the oscillator is inactive. Inactivity can be caused by system failure such as crystal damage, broken leads, etc., but also if the oscillator is switched on or switched from nonselected to selected.

The clock signals ACLK, MCLK, and SMCLK can be used externally via port pins.

Different application requirements and system conditions dictate different system clock requirements. The FLL+ clock system supports the following conditions:

- High frequency for quick reaction to system hardware requests or events (DCO/FLL+XT1+XT2)
- Low frequency to minimize current consumption, EMI, etc. (LF)
- Stable peripheral clock for timer applications, such as real-time clock (RTC)
- Enabling of start-stop operation with minimum delay (DCO)



## brownout, supply voltage supervisor

The brownout circuit detects if a supply voltage is applied to or removed from the VCC terminal and resets the device appropriately.

The supply voltage supervisor (SVS) circuitry detects if the supply voltage drops to a user selectable level and supports both supply voltage supervision (the device is automatically reset) and supply voltage monitoring (SVM, the device is not automatically reset). The SVS circuitry is shown in Figure 4. The initial condition for the SVS is off to conserve current consumption. The user's software should enable it when desired.




Figure 4. Block Diagram of Brownout and Supply Voltage Supervision

The VLD bits control the on/off state of the SVS circuitry. The SVS is off if VLD=0, and on if VLD=1. Bit PORON enables or disables the automatic reset of the MSP430 upon a low-voltage detection. If PORON=1, a low-voltage detection generates a POR signal and resets the MSP430. Bit SVSOP is used to watch the actual SVS comparator output. Bit SVSFG is set as long as a low-voltage situation is detected and remains set until no low voltage is detected and the software resets it. SVSFG latches such events, whereas SVSOP represents the actual output of the comparator.

If it is desired to only monitor the supply voltage, but not reset the device if it dips below the determined level, the user simply resets the PORON bit and sets the level normally. This provides the SVM function. The SVM function is useful for example, when performing A/D conversions and the user wants to know if the supply voltage dipped below the minimum operating voltage while the conversion took place.

The SVS circuitry uses hysteresis to reduce sensitivity on voltage drops when the VCC is close to the threshold level. The hystersis for each SVS level is shown in the table below.

The SVS/SVM has some delay as shown below. The Delay1 is used to avoid erroneous SVS/SVM operation if it is enabled (VLD changes from 0 to > 0). SVSon bit is L for  $t_{(Delay2)}$  whenever the value of VLD (register SVSCTL) is changed. It is L if VLD = 0.



## brownout, supply voltage supervisor (continued)

The SVS level is user programmable as shown in the table below. In addition, any other voltage can be monitored if it is applied to A7.




Figure 5. Timing of t<sub>(Delay1)</sub> and t<sub>(Delay2)</sub> Triggered by VLD

SLAS344A - JANUARY 2002 - REVISED FEBRUARY 2002

## brownout, supply voltage supervisor (continued)

The levels for monitoring and supervision are defined by the control bits VLD:

	VI	.D		V <sub>CC(min)</sub> [V]	COMMENT
0	0	0	0	NA	SVS/SVM function is off
0	0	0	1	1.9	SVS/SVM on. Hysteresis is typ 110 mV.
0	0	1	0	2.1	SVS/SVM on. Hysteresis is 8 mV to 30 mV.
0	0	1	1	2.2	SVS/SVM on. Hysteresis is 8 mV to 30 mV.
0	1	0	0	2.3	SVS/SVM on. Hysteresis is 8 mV to 30 mV.
0	1	0	1	2.4	SVS/SVM on. Hysteresis is 8 mV to 30 mV.
0	1	1	0	2.5	SVS/SVM on. Hysteresis is 8 mV to 30 mV.
0	1	1	1	2.65	SVS/SVM on. Hysteresis is 8 mV to 30 mV.
1	0	0	0	2.8	SVS/SVM on. Hysteresis is 8 mV to 30 mV.
1	0	0	1	2.9	SVS/SVM on. Hysteresis is 8 mV to 30 mV.
1	0	1	0	3.05	SVS/SVM on. Hysteresis is 8 mV to 30 mV.
1	0	1	1	3.2	SVS/SVM on. Hysteresis is 8 mV to 30 mV.
1	1	0	0	3.35	SVS/SVM on. Hysteresis is 8 mV to 30 mV.
1	1	0	1	3.5	SVS/SVM on. Hysteresis is 8 mV to 30 mV.
1	1	1	0	3.7 <sup>†</sup>	SVS/SVM on. Hysteresis is 8 mV to 30 mV.
1	1	1	1	(1.2)	External analog input is used (input comes from the P6.7/A7/SVSin pin) and internally compared with 1.2 V.

<sup>&</sup>lt;sup>†</sup> The recommended operation voltage range is limited to 3.6 V.

## multiplication

The multiplication operation is supported by a dedicated peripheral module. The module performs 16x16, 16x8, 8x16, and 8x8 bit operations. The module is capable of supporting signed and unsigned multiplication as well as signed and unsigned multiply and accumulate operations. The result of an operation can be accessed immediately after the operands have been loaded into the peripheral registers. No additional clock cycles are required.

## digital I/O

There are six 8-bit I/O ports implemented—ports P1 through P6. Ports P1 and P2 use seven control registers, while ports P3, P4, P5, and P6 use only four of the control registers to provide maximum digital input/output flexibility to the application:

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt conditions is possible.
- Interrupt processing of external events is fully implemented for all eight bits of ports P1 and P2.
- Read/write access to all registers using all instructions is possible.



SLAS344A - JANUARY 2002 - REVISED FEBRUARY 2002

## digital I/O (continued)

The seven control registers are:

Input register
Output register
Direction register
Interrupt edge select
Interrupt flags
Interrupt enable
Selection (port or module)
B bits at ports P1 through P6
8 bits at ports P1 and P2
8 bits at ports P1 through P6

Each of these registers contains eight bits. Two interrupt vectors are implemented: one commonly used for any interrupt event on ports P1.0 to P1.7, and another commonly used for any interrupt event on ports P2.0 to P2.7.

Ports P3, P4, P5, and P6 have no interrupt capability.

### **Basic Timer1**

The Basic Timer1 (BT1) divides the frequency of SMCLK or ACLK, as selected with the SSEL bit, to provide low-frequency control signals. This is done within the system by one central divider, the Basic Timer1, to support low-current applications. The BTCTL control register contains the flags that control or select the different operational functions. When the supply voltage is applied or when a device is reset (RST/NMI pin), a watchdog overflow or a watchdog security key violation occurs; all bits in the register hold undefined or unchanged status. The user software usually configures the operational conditions on the BT during initialization. The Basic Timer1 has two eight-bit timers which can be cascaded to a sixteen-bit timer. Both timers can be read and written by software. Two bits in the SFR address range handle the system control interaction according to the function implemented in the Basic Timer1. These two bits are the Basic Timer1 interrupt flag (BTIFG) and the Basic Timer1 interrupt enable (BTIE) bit.

## LCD drive

The liquid crystal displays (LCDs) for static, 2-MUX, 3-MUX, and 4-MUX operation can be driven directly. The operation of the controller LCD logic is defined by software through memory-bit manipulation. The LCD memory is part of the LCD module, not part of data memory. Eight mode and control bits define the operation and current consumption of the LCD drive. The information for the individual digits can be easily obtained using table programming techniques combined with the proper addressing mode. The segment information is stored into LCD memory using instructions for memory manipulation.

The drive capability is defined by the external resistor divider that supports analog levels for 2-, 3-, and 4-MUX operation. Groups of the digital I/O-LCD segment lines can be selected to have either digital I/O or LCD function. Digital I/Os are selected by default after POR and PUC. The LCD provides four common lines and four terminals for adjusting the analog levels. The configuration for MSP430x44x and MSP430x43x with 100 pins has 40 segment lines and the configuration for MSP430x43x with 80 pins has 32 segment lines.



SLAS344A – JANUARY 2002 – REVISED FEBRUARY 2002

_
Ž
ပ
Ĺ
_
ā
Ę
<u>.s</u>
5
Õ
Ř
=
$\overline{}$
2
Ħ
5
ပ
Ø
ŏ
ŏ
Š
=
Ω
$\overline{c}$
$\preceq$
_
<u>⊇</u>
2/9
<u>ن</u>
$\tilde{\Sigma}$
S
<u>:</u>
窗
ш
>
Ω
ㅁ
ă
ţ
ပ္
<u>e</u>
elec
<u>ele</u>
Selec
<u>ele</u>
n, Sele
on, Sele
on, Sele
ction, Sele
ction, Sele
unction, Sele
Function, Sele
Function, Sele
Function, Sele
Function, Sele
nal Function, Sele
nal Function, Sele
erminal Function, Sele
nal Function, Sele
erminal Function, Sele
N Terminal Function, Sele
PN Terminal Function, Sele
xIPN Terminal Function, Sele
PN Terminal Function, Sele
43xIPN Terminal Function, Sele
x43xIPN Terminal Function, Sele
0x43xIPN Terminal Function, Sele
0x43xIPN Terminal Function, Sele
430x43xIPN Terminal Function, Sele
P430x43xIPN Terminal Function, Sele
SP430x43xIPN Terminal Function, Sele
<b>ISP430x43xIPN Terminal Function, Sele</b>
SP430x43xIPN Terminal Function, Sele
<b>ISP430x43xIPN Terminal Function, Sele</b>
4. MSP430x43xIPN Terminal Function, Sele
e 4. MSP430x43xIPN Terminal Function, Sele
e 4. MSP430x43xIPN Terminal Function, Sele
4. MSP430x43xIPN Terminal Function, Sele

TERMINAL		9			BITS 5/6/7 IN L	CD MODE CON.	BITS 5/6/7 IN LCD MODE CONTROL REGISTER LCDM	LCDM	
NAME	ON	2	XXXX X000	001X XXXX	010X XXX	011X XXXX	100X XXXX	101X XXXX 110X XXX	111X XXXX
P5.1/S0	12	0/1	P5.1				SO		
P5.0/S1	13	0/1	P5.0				S1		
P4.7/S2	14	0/1	P4.7				S2		
P4.6/S3	15	0/1	P4.6				S3		
P4.5/S4	16	0/1	P4.5				84		
P4.4/S5	17	0/1	P4.4				S5		
P4.3/S6	18	0/1	P4.3				98		
P4.2/S7	19	O/I	P4.2				S7		
P4.1/S8	20	0/1	P4.1				88		
P4.0/S9	21	0/1	P4.0				6S		
S10-S17	22–29	0				S10-S17			
P2.7/ADC10CLK/S18	30	O/I	P2.7/ADC10CLK	P2.7/ADC10CLK			S18		
P2.6/CAOUT/S19	31	O/I	P2.6/CAOUT	P2.6/CAOUT			S19		
S20-S23	32–35	0				S20-S23	3		
P3.7/S24	36	O/I	P3.7	P3.7	P3.7	P3.7		S24	
P3.6/S25	37	O/I	P3.6	P3.6	P3.6	P3.6		S25	
P3.5/S26	38	O/I	P3.5	P3.5	P3.5	P3.5		S26	
P3.4/S27	39	O/I	P3.4	P3.4	P3.4	P3.4		S27	
P3.3/UCLK0/S28	40	O/I	P3.3/UCLK0	P3.3/UCLK0	P3.3/UCLK0	P3.3/UCLK0	P3.3/UCLK0	S28	
P3.2/SOMI0/S29	41	0/1	P3.2/SOMI0	P3.2/SOMI0	P3.2/SOMI0	P3.2/SOMI0	P3.2/SOMI0	S29	
P3.1/SIMO0/S30	42	O/I	P3.1/SIMO0	P3.1/SIMO0	P3.1/SIMO0	P3.1/SIMO0	P3.1/SIMO0	S30	
P3.0/STE0/S31	43	0/I	P3.0/STE0	P3.0/STE0	P3.0/STE0	P3.0/STE0	P3.0/STE0	S31	



SLAS344A - JANUARY 2002 - REVISED FEBRUARY 2002

Table 5. MSP430x43xIPZ Terminal Functions, Selected by Bits 5/6/7 in LCD Mode Control Register LCDM

TERMINAL	بِ				BITS 5/6/7 IN L	BITS 5/6/7 IN LCD MODE CONTROL REGISTER LCDM	TROL REGISTER	S LCDM		
NAME	ON	2	XXXX X000	001X XXXX	010X XXX	011X XXXX	100X XXXX	101X XXXX	110X XXXX	111X XXXX
P5.1/S0	12	0/1	P5.1				SO			
P5.0/S1	13	0/1	P5.0				S1			
S2-S33	14–45	0					S2-S33			
P4.7/S34	46	0/I	P4.7	P4.7	7.4A	P4.7	P4.7	P4.7	834	34
P4.6/S35	47	O/I	P4.6	P4.6	P4.6	P4.6	P4.6	P4.6	98S	35
P4.5/S36	48	O/I	P4.5	P4.5	P4.5	P4.5	P4.5	P4.5	P4.5	S36
P4.4/S36	48	O/I	P4.4	P4.4	P4.4	P4.4	P4.4	P4.4	P4.4	S37
P4.3/S36	48	O/I	P4.3	P4.3	P4.3	P4.3	P4.3	P4.3	P4.3	S38
P4.2/S36	48	O/I	P4.2	P4.2	P4.2	P4.2	P4.2	P4.2	P4.2	S39

Table 6. MSP430x44xIPZ Terminal Functions, Selected by Bits 5/6/7 in LCD Mode Control Register LCDM

TERMINAL					BITS 5/6/7 IN L	BITS 5/6/7 IN LCD MODE CONTROL REGISTER LCDM	TROL REGISTER	r LCDM		
NAME	S S	2	XXXX X000	001X XXXX	010X XXX	011X XXXX	100X XXXX	101X XXXX	110X XXXX	111X XXXX
P5.1/S0	12	0/1	P5.1				80			
P5.0/S1	13	0/1	P5.0				S1			
S2-S33	14–45	0					S2-S33			
P4.7/S34	46	0/1	P4.7	P4.7	7.4A	P4.7	P4.7	P4.7	S34	4
P4.6/S35	47	0/1	P4.6	P4.6	P4.6	P4.6	P4.6	P4.6	S35	5
P4.5/UCLK1/S36	48	0/1	P4.5/UCLK1	P4.5UCLK1	P4.5/UCLK1	P4.5/UCLK1	P4.5/UCLK1	P4.5/UCLK1	P4.5/UCLK1	S36
P4.4/SOMI1/S37	49	0/I	P4.4/SOMI1	P4.4/SOMI1	P4.4/SOMI1	P4.4/SOMI1	P4.4/SOMI1	P4.4/SOMI1	P4.4/SOMI1	S37
P4.3/SIMO1/S38	20	0/I	P4.3/SIMO1	P4.3/SIMO1	P4.3/SIMO1	P4.3/SIMO1	P4.3/SIMO1	P4.3/SIMO1	P4.3/SIMO1	838
P4.2/STE1/S39	51	0/1	P4.2/STE1	P4.2/STE1	P4.2/STE1	P4.2/STE1	P4.2/STE1	P4.2/STE1	P4.2/STE1	839



SLAS344A - JANUARY 2002 - REVISED FEBRUARY 2002

## watchdog timer

The primary function of the watchdog timer (WDT) module is to perform a controlled system restart after a software upset has occurred. A system reset is generated if the selected time interval expires. If an application does not require this watchdog function, the module can work as an interval timer, which generates an interrupt after a selected time interval.

The watchdog timer counter (WDTCNT) is a 15/16-bit up-counter not directly accessible by software. The WDTCNT is controlled using the watchdog timer control register (WDTCTL), which is an 8-bit read/write register. Writing to WDTCTL in either operating mode (watchdog or timer) is only possible when using the correct password (05Ah) in the high byte. If any value other than 05Ah is written to the high-byte of the WDTCTL, a system reset PUC is generated. The password is read as 069h to minimize accidental write operations to the WDTCTL register. The low byte stores data written to the WDTCTL. In addition to the watchdog timer control bits, there are two bits included in the WDTCTL that configure the NMI pin.

#### **USART0** and **USART1**

There are two USART peripherals implemented in the MSP430x44x: USART0 and USART1; but only one in the MSP430x43x configuration: USART0. Both have an identical function as described in the applicable chapters of the *MSP430x4xx User's Guide*. They use different pins to communicate, and different registers for module control. Registers with identical functions have different addresses.

The universal synchronous/asynchronous interface is a dedicated peripheral module used in serial communications. The USART supports synchronous SPI (3- or 4-pin), and asynchronous UART communication protocols, using double-buffered transmit and receive channels. Data streams of 7 or 8 bits in length can be transferred at a rate determined by the program, or by an external clock. Low-power applications are optimized by UART mode options which allow for the reception of only the first byte of a complete frame. The application software should then decide if the succeeding data is to be processed. This option reduces power consumption.

Two dedicated interrupt vectors are assigned to each USART module—one for the receive and one for the transmit channels.

### timer\_A (three capture/compare registers)

The timer module offers one 16-bit counter and three capture/compare registers. The timer clock source can be selected from the external source TACLK (noninverted via SSEL=0 or inverted via SSEL=3), or from two internal sources—ACLK (SSEL=1) or SMCLK (SSEL=2)). The clock source can be divided by one, two, four, or eight. The timer can be fully controlled (in word mode)—it can be halted, read, and written. It can be stopped, run continuously, or made to count up or up/down using one compare block to determine the period. The three capture/compare blocks are configured by the application to run in capture or compare mode.

The capture mode is mostly used to individually measure internal or external events from any combination of positive, negative, or positive and negative edges. It can also be stopped by software. Three different external events (TA0, TA1, and TA2) can be selected. In the capture/compare register CCR2, ACLK is the capture signal if CCI2B is selected. Software capture is chosen if CCISx=2 or CCISx=3.

The compare mode is mostly used to generate timing for the software or application hardware, or to generate pulse-width modulated output signals for various purposes such as D/A conversion functions or motor control. An individual output module is assigned to each of the three capture/compare registers. This module can run independently of the compare function or can be triggered in several ways.



## timer\_A (three capture/compare registers) (continued)




Figure 6. Timer\_A Configuration With Three Capture/Compare Registers (CCRs)

The module uses two interrupt vectors. One individual vector is assigned to capture/compare block CCR0 and one common interrupt vector is implemented for the timer and the other two capture/compare blocks. The three interrupt events using the same vector are identified by an individual interrupt vector word. The interrupt vector word is used to add an offset to the program counter to continue the interrupt handler software on the corresponding program location. This simplifies the interrupt handler and gives each interrupt event the same overhead of five cycles in the interrupt handler.



SLAS344A - JANUARY 2002 - REVISED FEBRUARY 2002

## timer\_B (7 capture/compare registers in 'x44x and three capture/compare registers in 'x43x)

Timer\_B7 is identical to Timer\_A3, except for the following:

- The timer counter can be configured to operate in 8-, 10-, 12-, or 16-bit mode.
- The function of the capture/compare registers is slightly different when in compare mode. In Timer\_B, the
  compare data is written to the capture/compare register, but is then transferred to the associated compare
  latch for the comparison.
- All output level Outx can be set to Hi-Z from the TboutH external signal.
- The SCCI bit is not implemented in Timer\_B
- Timer\_B7 has seven capture compare registers

The timer module has one 16-bit counter and seven capture/compare registers. The timer clock source can be selected from an external source TBCLK (SSEL=0) or TBCLK (SSEL=3), or from two internal sources: ACLK (SSEL=1) and SMCLK (SSEL=2)). The clock source can be divided by one, two, four, or eight. The timer can be fully controlled (in word mode): it can be halted, read, and written; it can be stopped, run continuously, or made to count up or up/down using one compare block to determine the period. The seven capture/compare blocks are configured by the application to run in capture or in compare mode.

The capture mode is mostly used to measure external or internal events from any combination of positive, negative, or positive and negative edges. It can also be stopped by software. Any of seven different external events TB0 to TB6 can be selected. In the capture/compare register CCR6, ACLK is the capture signal if CCI6B is selected. Software capture is chosen if CCISx=2 or CCISx=3.

The compare mode is mostly used to generate timing for the software or application hardware, or to generate pulse-width modulated output signals for various purposes such as D/A conversion functions or motor control. An individual output module is assigned to each of the seven capture/compare registers. This module can run independently of the compare function, or can be triggered in several ways. The comparison is made from the data in the compare latches (TBCLx) and not from the compare register.

Two interrupt vectors are used by the module. One vector is assigned to capture/compare block CCR0, and one common interrupt vector is implemented for the timer and the other six capture/compare blocks. The seven interrupt events using the same vector are identified by an individual interrupt vector word. The interrupt vector word is used to add an offset to the program counter so that the interrupt handler software continues at the corresponding program location. This simplifies the interrupt handler and assigns each interrupt event the same 5-cycle overhead.



SLAS344A – JANUARY 2002 – REVISED FEBRUARY 2002

## compare latches (TBCLx)

The compare latches can be loaded directly by software or via selected conditions triggered by the PWM function and they are reset by the POR signal.

Load TBCLx immediate, CLLD=0: Capture/compare register CCRx and the corresponding compare

latch are loaded simultaneously.

Load TBCLx at Zero, CLLD=1: The data in capture/compare register CCRx is loaded to the

corresponding compare latch when the 16-bit timer TBR counts to

zero.

Load TBCLx at Zero + Period, CLLD=2: The data in capture/compare register CCRx is loaded to the

corresponding compare latch when the 16-bit timer TBR counts to

zero or when the next period starts (in UP/DOWN mode).

Load TBCLx at EQUx, CLLD=3: The data in capture/compare register CCRx is loaded when CCRx

is equal to TBR.

Loading the compare latches can be done individually or in groups. Individually means that whenever the selected load condition (see above) is true, the CCRx data is loaded into TBCLx.

Load TBCLx individually, TBCLGRP=0: Compare latch TBCLx is loaded when the selected load condition

(CLLD) is true.

Dual load TBCLx mode, TBCLGRP=1: Two compare latches TBCLx are loaded when data are written to

both CCRx registers of the same group and the load condition (CLLD) is true. Three groups are defined: CCR1+CCR2,

CCR3+CCR4, and CCR5+CCR6.

Triple load TBCLx mode, TBCLGRP=2: Three compare latches TBCLx are loaded when data are written

to all CCRx registers of the same group and then the selected load condition (CLLD) is true. Two groups are defined:


CCR1+CCR2+CCR3 and CR4+CCR5+CCR6.

Full load TBCLx mode, TBCLGRP=3: All seven compare latches TBCLx are loaded when data are

written to all seven CCRx registers and then the selected load condition (CLLD) is true. All CCRx data, CCR0+CCR1+CCR2+CCR3+CCR4+CCR5+CCR6, are simultaneously loaded

to the corresponding SHRx compare latches.

#### compare latches (TBCLx) (continued)



#### comparator\_A

The primary functions of the comparator module are: support of precision slope conversion in A/D applications, battery voltage supervision, and external analog signal monitoring. The comparator is connected to port pins P1.6/CA0 (+ terminal) and P1.7/CA1 (- terminal). It is controlled by eight control bits in the CACTL register. A block diagram of comparator\_A is shown in Figure 7.




Figure 7. Block Diagram of Comparator\_A

The eight control bits are used to connect the comparator to the supply voltage, apply external or internal signals to the + terminal and – terminal, and select the comparator output, including a small filter.

Eight additional bits in register CAPD are implemented into the Comparator\_A module and enable the SW to switch off the input buffer of Port P1. A CMOS input buffer dissipates supply current when the input is not near  $V_{SS}$  or  $V_{CC}$ . Control bits CAPI0 to CAPI7 are initially reset and the port input buffer is active. The port input buffer is inactive if the corresponding control bit is set.



SLAS344A - JANUARY 2002 - REVISED FEBRUARY 2002

#### A/D converter


The 12-bit analog-to-digital converter (ADC) uses a 10-bit weighted capacitor array plus a 2-bit resistor string. The CMOS threshold detector in the successive-approximation conversion technique determines each bit by examining the charge on a series of binary-weighted capacitors. The features of the ADC are:

- 12-bit converter with ±1-LSB linearity
- Built-in sample-and-hold
- Eight external and four internal analog channels. The external ADC input terminals are shared with digital port I/O pins.
- Internal reference voltage V<sub>REF+</sub> of 1.5 V or 2.5 V, software-selectable by control bit 2\_5V
- Internal-temperature sensor for temperature measurement:
  - T = [V\_SENSOR(T) V\_SENSOR(0°C)] / TC\_SENSOR in °C
- Battery-voltage measurement: N = 0.5 × (AV<sub>CC</sub> − AV<sub>SS</sub>) × 4096/1.5 V; V<sub>REF</sub>+ is selected for 1.5 V.
- Source of positive reference voltage level (V<sub>R+</sub>) can be selected as internal (1.5 V or 2.5 V), external, or AV<sub>CC</sub>. The source is selected individually for each channel.
- Source of negative reference voltage level (V<sub>R</sub>-) can be selected as external or AV<sub>SS</sub>. The source is selected
  individually for each channel.
- Conversion time can be selected from various clock sources: ACLK, MCLK, SMCLK, or the internal ADC12CLK oscillator. The clock source is divided by an integer from 1 to 8, as selected by software.
- Channel conversion: individual channels, a group of channels, or repeated conversion of a group of channels. If conversion of a group of channels is selected, the sequence, the channels, and the number of channels in the group can be defined by software. For example, a1-a2-a5-a2-a2-....
- The conversion is enabled by the ENC bit, and can be triggered by software via sample and conversion control bit ADC12SC, Timer\_A3, or Timer\_Bx. Most of the control bits can be modified only if the ENC control bit is low. This prevents unpredictable results caused by unintended modification.
- Sampling time can be  $4 \times n0 \times ADC12CLK$  or  $4 \times n1 \times ADC12CLK$ . It can be selected to sample as long as the sample signal is high (ISSH=0) or low (ISSH=1). SHT0 defines n0 and SHT1 defines n1.
- The conversion result is stored in one of 16 registers. The 16 registers have individual addresses and can be accessed via software. Each of the 16 registers is linked to an 8-bit register that defines the positive and negative reference source and the channel assigned.



SLAS344A - JANUARY 2002 - REVISED FEBRUARY 2002

#### A/D converter (continued)



#### A/D converter (continued)

**Table 7. Reference Voltage Configurations** 


SREF	VOLTAGE AT VR+	VOLTAGE AT V <sub>R</sub> _			
0	AVCC	AV <sub>SS</sub>			
1	VREF+ (internal)	AV <sub>SS</sub>			
2, 3	VeREF+ (external)	AVSS			
4	AVCC	VREF-/VeREF- (internal or external)			
5	VREF+ (internal)	VREF-/VeREF- (internal or external)			
6, 7	VeREF+ (external)	VREF-/VeREF- (internal or external)			

#### control registers ADC12CTL0 and ADC12CTL1

All control bits are reset during POR. POR is active after  $V_{CC}$  or a reset condition is applied to pin RST/NMI. A more detailed description of the control bit functions is found in the ADC12 module description (in the user's guide). Most of the control bits in registers ADC12CTL0, ADC12CTL1, and ADC12MCTLx can only be modified if ENC is low.

The following illustration highlights these bits. Six bits are excluded and can be unrestrictedly modified: ADC12SC, ENC, ADC12TOVIE, ADC12OVIE, and CONSEQ.

The control bits of control registers ADC12CTL0 and ADC12CTL1 are:



ADC12SC 01A0h, bit0

Sample and convert. The ADC12SC bit is used to control the conversion by software. It is recommended that ISSH=0.

SHP=1: Changing the ADC12SC bit from 0 to 1 starts the sample and conversion operation. Bit ADC12SC is automatically reset when the conversion is complete (BUSY=0).

SHP=0: A high level of bit ADC12SC determines the sample time. Conversion starts once it is reset (by software). The conversion takes 13 ADC12CLK cycles.

ENC 01A0h, bit1 Enable conversion. A conversion can be started by software (via ADC12SC) or by external signals, only if the enable conversion bit ENC is high. Most of the control bits in ADC12CTL0 and ADC12CTL1, and all the bits in ADCMCTL.x can only be changed if ENC is low

- 0: No conversion can be started. This is the initial state.
- 1: The first sample and conversion starts with the first rising edge of the sampling signal. The operation selected proceeds as long as ENC is set.



SLAS344A - JANUARY 2002 - REVISED FEBRUARY 2002

#### control registers ADC12CTL0 and ADC12CTL1 (continued)

ADC12TOVIE 01A0h, bit2

Conversion time overflow interrupt enable.

The timing overflow takes place and a timing overflow vector is generated if another start of sample and conversion is requested while the current conversion or sequence of conversions is still active. The timing overflow enable, if set, may request an interrupt.

ADC120VIE 01A0h, bit3

Overflow interrupt enables the individual enable for the overflow-interrupt vector.

The overflow takes place if the next conversion result is written into ADC memory ADC12MEMx but the previous result was not read. If an overflow vector is generated, the overflow-interrupt enable flag ADC12OVIE and the general-interrupt enable GIE are set and an interrupt service is requested.

ADC12ON 01A0h. bit4

Switch on the 12-bit ADC core. Make sure that the settling timing constraints are met if ADC core is powered up.

0: Power consumption of the core is off. No conversion is started.

1: ADC core is supplied with power. If no A/D conversion is required, ADC12ON can be reset to conserve power.

**REFON** 01A0h, bit5 Reference voltage on

0: The internal reference voltage is switched off. No power is consumed by the reference voltage generator.

1: The internal reference voltage is switched on and consumes additional power. The settling time of the reference voltage should be over before the first sample and conversion is started.

2 5V

Reference voltage level

01A0h, bit6

0: The internal-reference voltage is 1.5 V if REFON = 1.

1: The internal-reference voltage is 2.5 V if REFON = 1.

MSC 01A0h, bit7 Multiple sample and conversion. Works only when the sample timer is selected to generate the sample signal and to repeat single channel, sequence of channel, or when repeat sequence of channel (CONSEQ≠0) is selected.

0: Only one sample is taken.

1: If SHP is set and CONSEQ = {1, 2, or 3}, then the rising edge of the sample timer's input signal starts the repeat and/or the sequence of channel mode. Then the second and all further conversions are immediately started after the current conversion is completed.

SHT0

Sample-and-hold Time0

01A0h, bit8-11

SHT1 01A0h, bit12-15

Sample-and-hold Time1

The sample time is a multiple of the ADC12CLK  $\times$  4:

 $t_{sample} = 4 \times ADC12CLK \times n$ 

SHT0/1	0	1	2	3	4	5	6	7	8	9	10	11	12–15
n	1	2	4	8	16	24	32	48	64	96	128	192	256

The sampling time defined by SHT0 is used when ADC12MEM0 through ADC12MEM7 are used during conversion. The sampling time defined by SHT1 is used when ADC12MEM8 through ADC12MEM15 are used during conversion.



SLAS344A - JANUARY 2002 - REVISED FEBRUARY 2002

#### control registers ADC12CTL0 and ADC12CTL1 (continued)

ADC12MCTL15.

0 ADC12CTL1 ADC12 CSStartAdd SHP ISSH ADC12DIV ADC12SSEL CONSEQ SHS BUSY 01A2h rw-(0) rw ADC12BUSY The BUSY signal indicates an active sample and conversion operation. 01A2h, bit0 0: No conversion is active. The enable conversion bit ENC can be reset normally. 1: A sample period. Conversion or conversion sequence is active. **CONSEQ** Select the conversion mode. Repeat mode is on if CONSEQ.1 (bit 1) is set. 01A2h, bit1/2 0: One single channel is converted 1: One single sequence of channels is converted 2: Repeating conversion of one single channel 3: Repeating conversion of a sequence of channels Selects the clock source for the converter core ADC12SSEL 01A2h, bit3/4 0: Internal oscillator embedded in the ADC12 module 1: ACLK 2: MCLK 3: SMCLK ADC12DIV Selects the division rate for the clock source selected by ADC12SSEL. The clock-operation 01A2h, bit5,6,7 signal ADC12CLK is used in the converter core. The conversion, without sampling time, requires 13 ADC12CLK clocks. 0 to 7: Divide the selected clock source by an integer from 1 to 8. ISSH Invert source for the sample signal 01A2h, bit8 0: The source for the sample signal is not inverted. 1: The source for the sample signal is inverted. SHP Sample-and-hold pulse, programmable length of sample pulse 01A2h, bit9 0: The sample operation lasts as long as the sample-and-hold signal is 1. The conversion operation starts if the sample-and-hold signal goes from 1 to 0. 1: The sample time (sample signal is high) is defined by nx4x(1/f<sub>ADC12CLK</sub>). SHTx holds the data for n. The conversion starts when the sample signal goes from 1 to 0. SHS Source for sample-and-hold 01A2h, bit10/11 0: Control bit ADC12SC triggers sample-and-hold followed by the A/D conversion. 1: The trigger signal for sample-and-hold and conversion comes from Timer\_A3.EQU1. 2: The trigger signal for sample-and-hold and conversion comes from Timer\_B.EQU0. 3: The trigger signal for sample-and-hold and conversion comes from Timer\_B.EQU1. **CStartAdd** Conversion start address CstartAdd is used to define which ADC12 control memory is used 01A2h, bit12 to to start a (first) conversion. The value of CstartAdd ranges from 0 to 0Fh, corresponding to ADC12MEM0 to ADC12MEM15 and the associated control registers ADC12MCTL0 to bit15




SLAS344A - JANUARY 2002 - REVISED FEBRUARY 2002

#### control register ADC12MCTLx and conversion memory ADC12MEMx


All control bits are reset during POR. POR is active after application of  $V_{CC}$ , or after a reset condition is applied to pin RST/NMI. Control registers ADC12MCTL.x can be modified only if enable conversion control bit ENC is reset. Any instruction that writes to an ADC12MCTLx register while the ENC bit is reset has no effect. A more detailed description of the control bit functions is found in the ADC12 module description (in the MSP430x3xx User's Guide).

There are 16 ADC12MCTLx 8-bit memory control registers and 16 ADC12MEMx 16-bit registers. Each of the memory control registers is associated with one ADC12MEMx register; for example, ADC12MEM0 is associated with ADC12MCTL0, ADC12MEM1 is associated with ADC12MCTL1, etc.



The control register bits are used to select the analog channel, the reference voltage sources for  $V_{R+}$  and  $V_{R-}$ , and a control signal which marks the last channel in a group of channels. The sixteen 16-bit registers ADC12MEMx are used to hold the conversion results.

The following illustration shows the conversion-result registers ADC12MEM0 to ADC12MEM15:



#### ADC12 interrupt flags ADC12IFG.x and enable registers ADC12IEN.x

There are 16 ADC12IFG.x interrupt flags, 16 ADC12IE.x interrupt-enable bits, and one interrupt-vector word. The 16 interrupt flags and enable bits are associated with the 16 ADC12MEMx registers. For example, register ADC12MEM0, interrupt flag ADC12IFG.0, and interrupt-enable bit ADC12IE.0 form one conversion-result block.

ADC12IFG.0 has the highest priority and ADC12IFG.15 has the lowest priority.

All interrupt flags and interrupt-enable bits are reset during POR. POR is active after application of V<sub>CC</sub> or after a reset condition is applied to the RST/NMI pin.

#### ADC12 interrupt vector register

The 12-bit ADC has one interrupt vector for the overflow flag, the timing overflow flag, and 16 interrupt flags. This vector indicates that a conversion result is stored into registers ADC12MEMx. Handling of the 18 flags is assisted by the interrupt-vector word. The 16-bit vector word ADC12IV indicates the highest pending interrupt. The interrupt-vector word is used to add an offset to the program counter so that the interrupt-handler software continues at the corresponding program location according to the interrupt event. This simplifies the interrupt-handler operation and assigns each interrupt event the same 5-cycle overhead.



#### peripheral file map

Timer_B7		PERIPHERALS WITH WORD ACCESS									
Capture/compare register 5	Watchdog	Watchdog Timer control	WDTCTL	0120h							
(See Note 6)         Capture/compare register 4         CCR4         019AH           Capture/compare register 3         CCR3         0198h           Capture/compare register 2         CCR2         0196h           Capture/compare register 1         CCR1         0194h           Capture/compare register 0         CCR0         0192h           Timer_B register         TBR         0190h           Capture/compare control 6         CCTL6         018Eh           Capture/compare control 7         CCTL5         018Ch           Capture/compare control 8         CCTL3         0188h           Capture/compare control 9         CCTL2         0186h           Capture/compare control 1         CCTL1         0182h           Capture/compare control 0         CCTL0         0182h           Timer_B interrupt vector         TBIV         011Eh           Timer_A3         Reserved         017Ch           Reserved         017Ch         0172h           Reserved         017Ch         0172h           Reserved         017Ch         0172h           Capture/compare register 1         CCR1         0174h           Capture/compare register 0         CCR0         0172h           Capture/compare con	_	Capture/compare register 6	CCR6	019Eh							
Capture/compare register 4	_	Capture/compare register 5	CCR5	019Ch							
Capture/compare register 2	(see Note 6)	Capture/compare register 4	CCR4	019Ah							
Capture/compare register 1		Capture/compare register 3	CCR3	0198h							
Capture/compare register 0		Capture/compare register 2	CCR2	0196h							
Timer_B register		Capture/compare register 1	CCR1	0194h							
Capture/compare control 6		Capture/compare register 0	CCR0	0192h							
Capture/compare control 5		Timer_B register	TBR	0190h							
Capture/compare control 4		Capture/compare control 6	CCTL6	018Eh							
Capture/compare control 3		Capture/compare control 5	CCTL5	018Ch							
Capture/compare control 2		Capture/compare control 4	CCTL4	018Ah							
Capture/compare control 1		Capture/compare control 3	CCTL3	0188h							
Capture/compare control 0   TBCTL   0182h		Capture/compare control 2	CCTL2	0186h							
Timer_B control   TBCTL   0180h		Capture/compare control 1	CCTL1	0184h							
Timer_B interrupt vector		Capture/compare control 0	CCTL0	0182h							
Timer_A3  Reserved Re		Timer_B control	TBCTL	0180h							
Reserved   Reserved   017Ch   Reserved   017Ah   Reserved   0178h   0178h   0178h   0178h   0178h   0178h   0178h   0178h   0174h   0174h   012h   0174h   013Ch   0174h   013Ch   018h   019Ah   018h   01		Timer_B interrupt vector	TBIV	011Eh							
Reserved	Timer_A3	Reserved		017Eh							
Reserved		Reserved		017Ch							
Capture/compare register 2		Reserved		017Ah							
Capture/compare register 1		Reserved		0178h							
Capture/compare register 0		Capture/compare register 2	CCR2	0176h							
Timer_A register		Capture/compare register 1	CCR1	0174h							
Reserved		Capture/compare register 0	CCR0	0172h							
Reserved		Timer_A register	TAR	0170h							
Reserved		Reserved		016Eh							
Reserved		Reserved		016Ch							
Capture/compare control 2   CCTL2   0166h		Reserved		016Ah							
Capture/compare control 1		Reserved		0168h							
Capture/compare control 0   CCTL0   0162h     Timer_A control   TACTL   0160h     Timer_A interrupt vector   TAIV   012Er     Multiply   Sum extend   SumExt   013Er     In MSP430x44x   Result high word   ResHi   013Ch     Result low word   ResLo   013Ah     ResLo   013Ah		Capture/compare control 2	CCTL2	0166h							
Timer_A control   TACTL   0160h		Capture/compare control 1	CCTL1	0164h							
Timer_A interrupt vector  TAIV  012Er  Multiply In MSP430x44x only  Result high word Result low word  TAIV  013Er  ResHi 013Cr  ResLo  013Ar		Capture/compare control 0	CCTL0	0162h							
MultiplySum extendSumExt013ErIn MSP430x44x onlyResult high wordResHi013CrResult low wordResLo013Ar		Timer_A control	TACTL	0160h							
In MSP430x44x only Result high word Result low word ResLo 013Ch		Timer_A interrupt vector	TAIV	012Eh							
only Result low word ResLo 013Ah	Multiply	Sum extend	SumExt	013Eh							
Result low word ResLo 013Ah		Result high word	ResHi	013Ch							
Second operand OP 2 0138h	Only	Result low word	ResLo	013Ah							
		Second operand	OP_2	0138h							
Multiply signed + accumulate/operand1 MACS 0136h		Multiply signed + accumulate/operand1	MACS	0136h							
Multiply + accumulate/operand1 MAC 0134h		Multiply + accumulate/operand1	MAC	0134h							
Multiply signed/operand1 MPYS 0132h		Multiply signed/operand1	MPYS	0132h							
Multiply unsigned/operand1 MPY 0130h		Multiply unsigned/operand1	MPY	0130h							

NOTE 6: Timer\_B7 in the MSP430x44x family has seven CCRs; Timer\_B3 in the MSP430x43x family has three CCRs.



SLAS344A – JANUARY 2002 – REVISED FEBRUARY 2002

#### peripheral file map (continued)

PERIPHERALS WITH WORD ACCESS (CONTINUED)  Flach control 3  FCTI 3  0130h										
Flash	Flash control 3	FCTL3	012Ch							
	Flash control 2	FCTL2	012Ah							
	Flash control 1	FCTL1	0128h							
ADC12	Conversion memory 15	ADC12MEM15	015Eh							
See also Peripherals	Conversion memory 14	ADC12MEM14	015Ch							
with Byte Access	Conversion memory 13	ADC12MEM13	015Ah							
	Conversion memory 12	ADC12MEM12	0158h							
	Conversion memory 11	ADC12MEM11	0156h							
	Conversion memory 10	ADC12MEM10	0154h							
	Conversion memory 9	ADC12MEM9	0152h							
	Conversion memory 8	ADC12MEM8	0150h							
	Conversion memory 7	ADC12MEM7	014Eh							
	Conversion memory 6	ADC12MEM6	014Ch							
	Conversion memory 5	ADC12MEM5	014Ah							
	Conversion memory 4	ADC12MEM4	0148h							
	Conversion memory 3	ADC12MEM3	0146h							
	Conversion memory 2	ADC12MEM2	0144h							
	Conversion memory 1	ADC12MEM1	0142h							
	Conversion memory 0	ADC12MEM0	0140h							
	Interrupt-vector-word register	ADC12IV	01A8h							
	Inerrupt-enable register	ADC12IE	01A6h							
	Inerrupt-flag register	ADC12IFG	01A4h							
	Control register 1	ADC12CTL1	01A2h							
	Control register 0	ADC12CTL0	01A0h							
ADC12	ADC memory-control register15	ADC12MCTL15	08Fh							
(Memory control	ADC memory-control register14	ADC12MCTL14	08Eh							
registers require byte access)	ADC memory-control register13	ADC12MCTL13	08Dh							
400000)	ADC memory-control register12	ADC12MCTL12	08Ch							
	ADC memory-control register11	ADC12MCTL11	08Bh							
	ADC memory-control register10	ADC12MCTL10	08Ah							
	ADC memory-control register9	ADC12MCTL9	089h							
	ADC memory-control register8	ADC12MCTL8	088h							
	ADC memory-control register7	ADC12MCTL7	087h							
	ADC memory-control register6	ADC12MCTL6	086h							
	ADC memory-control register5	ADC12MCTL5	085h							
	ADC memory-control register4	ADC12MCTL4	084h							
	ADC memory-control register3	ADC12MCTL3	083h							
	ADC memory-control register2	ADC12MCTL2	082h							
	ADC memory-control register1	ADC12MCTL1	081h							
	ADC memory-control register0	ADC12MCTL0	080h							



SLAS344A – JANUARY 2002 – REVISED FEBRUARY 2002

#### peripheral file map (continued)

PERIPHERALS WITH BYTE ACCESS									
LCD	LCD memory 20	LCDM20	0A4h						
	:	:	:						
	LCD memory 16	LCDM16	0A0h						
	LCD memory 15	LCDM15	09Fh						
	:	:	:						
	LCD memory 1	LCDM1	091h						
	LCD control and mode	LCDCTL	090h						
UART1	Transmit buffer	UTXBUF1	07Fh						
(Only in 'x44x)	Receive buffer	URXBUF1	07Eh						
	Baud rate	UBR11	07Dh						
	Baud rate	UBR01	07Ch						
	Modulation control	UMCTL1	07Bh						
	Receive control	URCTL1	07Ah						
	Transmit control	UTCTL1	079h						
	UART control	UCTL1	078h						
UART0	Transmit buffer	UTXBUF0	077h						
	Receive buffer	URXBUF0	076h						
	Baud rate	UBR10	075h						
	Baud rate	UBR00	074h						
	Modulation control	UMCTL0	073h						
	Receive control	URCTL0	072h						
	Transmit control	UTCTL0	071h						
	UART control	UCTL0	070h						
Comparator_A	CompA port disable	CAPD	05Bh						
	CompA control2	CACTL2	05Ah						
	CompA control1	CACTL1	059h						
BrownOUT, SVS	SVS control register (Reset by brownout signal)	SVSCTL	056h						
System clock FLL+	FLL+ Control1	FLL+CTL1	054h						
	FLL+ Control0	FLL+CTL0	053h						
	System clock frequency control	SCFQCTL	052h						
	System clock frequency integrator	SCFI1	051h						
	System clock frequency integrator	SCFI0	050h						
Basic Timer1	BT counter2	BTCNT2	047h						
	BT counter1	BTCNT1	046h						
	BT control	BTCTL	040h						
Port P6	Port P6 selection	P6SEL	037h						
	Port P6 direction	P6DIR	036h						
	Port P6 output	P6OUT	035h						
	Port P6 input	P6IN	034h						
Port P5	Port P5 selection	P5SEL	033h						
	Port P5 direction	P5DIR	032h						
	Port P5 output	P5OUT	031h						
	Port P5 input	P5IN	030h						

SLAS344A - JANUARY 2002 - REVISED FEBRUARY 2002

#### peripheral file map (continued)

	PERIPHERALS WITH BYTE ACCESS		
Port P4	Port P4 selection	P4SEL	01Fh
	Port P4 direction	P4DIR	01Eh
	Port P4 output	P4OUT	01Dh
	Port P4 input	P4IN	01Ch
Port P3	Port P3 selection	P3SEL	01Bh
	Port P3 direction	P3DIR	01Ah
	Port P3 output	P3OUT	019h
	Port P3 input	P3IN	018h
Port P2	Port P2 selection	P2SEL	02Eh
	Port P2 interrupt enable	P2IE	02Dh
	Port P2 interrupt-edge select	P2IES	02Ch
	Port P2 interrupt flag	P2IFG	02Bh
	Port P2 direction	P2DIR	02Ah
	Port P2 output	P2OUT	029h
	Port P2 input	P2IN	028h
Port P1	Port P1 selection	P1SEL	026h
	Port P1 interrupt enable	P1IE	025h
	Port P1 interrupt-edge select	P1IES	024h
	Port P1 interrupt flag	P1IFG	023h
	Port P1 direction	P1DIR	022h
	Port P1 output	P1OUT	021h
	Port P1 input	P1IN	020h
Special functions	SFR module enable2	ME2	005h
	SFR module enable1	ME1	004h
	SFR interrupt flag2	IFG2	003h
	SFR interrupt flag1	IFG1	002h
	SFR interrupt enable2	IE2	001h
	SFR interrupt enable1	IE1	000h

#### absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Voltage applied at V <sub>CC</sub> to V <sub>SS</sub>	
Voltage applied to any pin (referenced to V <sub>SS</sub> )	0.3 V to V <sub>CC</sub> + 0.3 V
Diode current at any device terminal	±2 mA
Storage temperature, T <sub>stq</sub> : (unprogrammed device)	–55°C to 150°C
(programmed device)	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE: All voltages referenced to VSS.



SLAS344A - JANUARY 2002 - REVISED FEBRUARY 2002

#### recommended operating conditions

			MIN	NOM MAX	UNITS
Supply voltage during program execution V <sub>CC</sub> (AV <sub>CC</sub> = DV <sub>CC2</sub> = V <sub>CC</sub> )	,	MSP430F43x, MSP430F44x	1.8	3.6	V
Supply voltage during flash memory prog $(AV_{CC} = DV_{CC2} = V_{CC})$	MSP430F43x, MSP430F44x	2.7	3.6	V	
Supply voltage during program execution Note 1), VCC (VCC = DVCC = VCC)	MSP430F43x, MSP430F44x	2	3.6	V	
Supply voltage, V <sub>SS</sub>		•	0	0	V
Operating free-air temperature range, TA		MSP430x43x MSP430x44x	-40	85	°C
	LF selected, XTS_FLL=0	Watch crystal		32.768	kHz
LFXT1 crystal frequency, f(LFXT1) (see Note 2)	XT1 selected, XTS_FLL=1	Ceramic resonator	450	8000	kHz
	XT1 selected, XTS_FLL=1	Crystal	1000	8000	kHz
VTO and all for many of				8000	
XT2 crystal frequency, f <sub>(XT2)</sub>		Crystal	1000	8000	kHz
Dragonour fraguency (signal MCLIV) fra		$V_{CC} = 1.8 \text{ V}$	DC	4.15	MHz
Processor frequency (signal MCLK), f <sub>(Sys</sub>	stem)	$V_{CC} = 3.6 \text{ V}$	DC	8	IVITZ
Flash-timing-generator frequency, f(FTG)		MSP430F43x, MSP430F44x	257	476	kHz
Cumulative program time, t(CPT) (see No	ote 3)	V <sub>CC</sub> = 2.7 V/3.6 V MSP430F43x MSP430F44x		3	ms
Mass erase time, t(MEras) (See also the generator, control register FCTL2 section	V <sub>CC</sub> = 2.7 V/3.6 V	200		ms	
Low-level input voltage (TCK, TMS, TDI, RST/NMI), V <sub>IL</sub> (excluding Xin, Xout)		V <sub>CC</sub> = 2.2 V/3 V	VSS	V <sub>SS</sub> + 0.6	V
High-level input voltage (TCK, TMS, TDI, (excluding Xin, Xout)	RST/NMI), V <sub>IH</sub>	V <sub>CC</sub> = 2.2 V/3 V	0.8 × V <sub>CC</sub>	VCC	V
Input levels at Xin and Xout	V <sub>IL</sub> (Xin, Xout)	V <sub>CC</sub> = 2.2 V/3 V	V <sub>SS</sub>	0.2 × V <sub>SS</sub>	V
I IIIput ieveis at Airi airu Auut	VIH(Xin, Xout)		0.8 × V <sub>CC</sub>	Vcc	

NOTES: 1. The minimum operating supply voltage is defined according to the trip point where POR is going active by decreasing the supply voltage. POR is going inactive when the supply voltage is raised above the minimum supply voltage plus the hysteresis of the SVS circuitry.

- 2. In LF mode, the LFXT1 oscillator requires a watch crystal. In XT1 mode, LFXT1 accepts a ceramic resonator or a crystal.
- 3. The cumulative program time must not be exceeded during a segment-write operation. This parameter is only relevant if segment write option is used.
- 4. The mass erase duration generated by the flash timing generator is at least 11.1 ms. The cumulative mass erase time needed is 200 ms. This can be achieved by repeating the mass erase operation until the cumulative mass erase time is met (a minimum of 19 cycles may be required).



SLAS344A - JANUARY 2002 - REVISED FEBRUARY 2002

#### typical characteristics




Figure 8. Frequency vs Supply Voltage, MSP430F43x or MSP430F44x

### electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

supply current into AV<sub>CC</sub> + DV<sub>CC</sub> excluding external current, f<sub>(System)</sub> = 1 MHz

	PARAMETER		TEST COND	ITIONS	MIN NOM MAX			UNIT
I <sub>(AM)</sub>	Active mode, (see Note 1) f(MCLK) = f(SMCLK) = 1 MHz, f(ACLK) = 32,768 Hz XTS=0, SELM=(0,1)	F43x, F44x	$T_A = -40^{\circ}C \text{ to } 85^{\circ}C$	V <sub>CC</sub> = 2.2 V V <sub>CC</sub> = 3 V		280 420	350 560	μΑ
I <sub>(LPM0)</sub>	Low-power mode, (LPM0) (see Note 1)	F43x, F44x	$T_A = -40^{\circ}C \text{ to } 85^{\circ}C$	V <sub>CC</sub> = 2.2 V V <sub>CC</sub> = 3 V		32 55	45 70	μΑ
I <sub>(LPM2)</sub>	Low-power mode, (LPM2), f(MCLK) = f (SMCLK) = 0 MHz,		$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$	V <sub>CC</sub> = 2.2 V		11	14	μΑ
(LPIVIZ)	f(ACLK) = 32.768 Hz, SCG0 = 0 (see No	ote 2)	1A - 10 0 10 00 0	VCC = 3 V		17	22	μι
			$T_A = -40^{\circ}C$			1	1.5	
			T <sub>A</sub> = 25°C	\\ 22V		1.1	1.5	^
I <sub>(LPM3)</sub>	Low-power mode, (LPM3) $f(MCLK) = f(SMCLK) = 0 \text{ MHz},$ $f(ACLK) = 32,768 \text{ Hz}, \text{ SCG0} = 1 \text{ (see Note 3)}$		T <sub>A</sub> = 60°C	V <sub>CC</sub> = 2.2 V		2	3	μA
			T <sub>A</sub> = 85°C			3.5	6	
			T <sub>A</sub> = -40°C			1.8	2.2	
			T <sub>A</sub> = 25°C	\/a = - 2 \/		1.6	1.9	μA
			T <sub>A</sub> = 60°C	V <sub>CC</sub> = 3 V		2.5	3.5	μА
			T <sub>A</sub> = 85°C			4.2	7.5	
			T <sub>A</sub> = -40°C	_		0.1	0.5	
			T <sub>A</sub> = 25°C	\/oo - 2.2\/		0.1	0.5	μΑ
			T <sub>A</sub> = 60°C	$V_{CC} = 2.2 \text{ V}$		0.7	1.1	
I <sub>(LPM4)</sub>	Low-power mode, (LPM4)		T <sub>A</sub> = 85°C			1.7	3	
	$f(MCLK) = 0 \text{ MHz},  f(SMCLK) = 0 \text{ MHz}, \\ f(ACLK) = 0 \text{ Hz},  SCG0 = 1 \text{ (see Note 2)}$	e 2)	T <sub>A</sub> = -40°C			0.1	0.5	μΑ
	()	•	T <sub>A</sub> = 25°C	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		0.1	0.5	
			T <sub>A</sub> = 60°C	V <sub>CC</sub> = 3 V		0.8	1.2	
			T <sub>A</sub> = 85°C			1.9	3.5	

NOTES: 1. Timer\_B is clocked by f(DCOCLK) = 1 MHz. All inputs are tied to 0 V or to VCC. Outputs do not source or sink any current.

2. All inputs are tied to 0 V or to V<sub>CC</sub>. Outputs do not source or sink any current.

<sup>3.</sup> All inputs are tied to 0 V or to V<sub>CC</sub>. Outputs do not source or sink any current. The current consumption in LPM3 is measured with active Basic Timer1 and LCD (ACLK selected). The current consumption of the Comparator\_A and the SVS module are specified in the respective sections. The LPM3 currents are characterized with a KDS Daishinku DT–38 (6 pF) crystal and OscCap=1.



SLAS344A - JANUARY 2002 - REVISED FEBRUARY 2002

### electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

Current consumption of active mode versus system frequency, F-version:

$$I_{(AM)} = I_{(AM)} [1 \text{ MHz}] \times f_{(System)} [MHz]$$

Current consumption of active mode versus supply voltage, F-version:

$$I_{(AM)} = I_{(AM)[3\ V]} + 175\ \mu\text{A/V} \times (V_{CC} - 3\ V)$$

#### SCHMITT-trigger inputs – ports P1, P2, P3, P4, P5, and P6; RST/NMI; JTAG: TCK, TMS, TDI, TDO

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
.,	Death as well as began through all the life as	V <sub>CC</sub> = 2.2 V	1.1	1.5	
V <sub>IT+</sub> Positive-going input threshold voltage	V <sub>CC</sub> = 3 V	1.5	1.9	٧	
.,	No notice and an invest three deals to obtain	V <sub>CC</sub> = 2.2 V	0.4	0.9	
VIT-	V <sub>IT</sub> — Negative-going input threshold voltage	VCC = 3 V	0.9	1.3	٧
V <sub>hys</sub>	Input voltage hydrogeis (Vi- Vi- )	V <sub>CC</sub> = 2.2 V	0.3	1.1	V
	Input voltage hysteresis (V <sub>IT+</sub> – V <sub>IT</sub> –)	V <sub>CC</sub> = 3 V	0.5	1	V

#### outputs - ports P1, P2, P3, P4, P5, and P6

	PARAMETER	TEST	CONDITIONS		MIN	TYP	MAX	UNIT
		$I_{OH(max)} = -1.5 \text{ mA},$	$V_{CC} = 2.2 \text{ V},$	See Note 1	V <sub>CC</sub> -0.25		VCC	
M. I Pak Jawa Laudawa	High lavel autout valtage	$I_{OH(max)} = -6 \text{ mA},$	$V_{CC} = 2.2 \text{ V},$	See Note 2	V <sub>CC</sub> -0.6		VCC	
VOH	High-level output voltage	IOH(max) = -1.5  mA,	$V_{CC} = 3 V$ ,	See Note 1	V <sub>CC</sub> -0.25		VCC	V
		$I_{OH(max)} = -6 \text{ mA},$	$V_{CC} = 3 V$ ,	See Note 2	V <sub>CC</sub> -0.6		Vcc	
		$I_{OL(max)} = 1.5 \text{ mA},$	$V_{CC} = 2.2 \text{ V},$	See Note 1	V <sub>SS</sub>	V	SS+0.25	
V-0.	Low-level output voltage	$I_{OL(max)} = 6 \text{ mA},$	$V_{CC} = 2.2 \text{ V},$	See Note 2	VSS	\	/ <sub>SS</sub> +0.6	V
VOL	Low-level output voltage	$I_{OL(max)} = 1.5 \text{ mA},$	$V_{CC} = 3 V$ ,	See Note 1	VSS	V	SS+0.25	V
		$I_{OL(max)} = 6 \text{ mA},$	V <sub>CC</sub> = 3 V,	See Note 2	VSS	\	/SS+0.6	


NOTES: 1. The maximum total current, I<sub>OH(max)</sub> and I<sub>OL(max)</sub>, for all outputs combined, should not exceed ±12 mA to satisfy the maximum specified voltage drop.

2. The maximum total current, I<sub>OH(max)</sub> and I<sub>OL(max)</sub>, for all outputs combined, should not exceed ±48 mA to satisfy the maximum specified voltage drop.




#### typical characteristics


# TYPICAL LOW-LEVEL OUTPUT CURRENT vs LOW-LEVEL OUTPUT VOLTAGE




# TYPICAL LOW-LEVEL OUTPUT CURRENT vs



TYPICAL HIGH-LEVEL OUTPUT CURRENT vs
HIGH-LEVEL OUTPUT VOLTAGE



TYPICAL HIGH-LEVEL OUTPUT CURRENT vs





SLAS344A - JANUARY 2002 - REVISED FEBRUARY 2002

### electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

#### input frequency - ports P1, P2, P3, P4, P5, and P6

PARAMETER	TEST CONI	MIN	TYP	MAX	UNIT	
fm.s	+a > - +a >	V <sub>CC</sub> = 2.2 V			8	MHz
f(IN)	t(h) = t(L)	$V_{CC} = 3 V$			10	IVITIZ

#### capture timing \_ Timer\_A3: TA0, TA1, TA2; Timer\_B7: TB0 to TB6

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> (int)	Ports P2, P4: External trigger signal for the interrupt flag (see Note 1 and Note 2)	V <sub>CC</sub> = 2.2 V/3 V	1.5			Cycle
		V <sub>CC</sub> = 2.2 V	62			
		V <sub>CC</sub> = 3 V	50			ns

- NOTES: 1. The external signal sets the interrupt flag every time  $t_{(int)}$  is met. It may be set even with trigger signals shorter than  $t_{(int)}$ . The conditions to set the flag must be met independently of this timing constraint.  $t_{(int)}$  is defined in MCLK cycles.
  - 2. The external signal needs additional timing because of the maximum input-frequency constraint.

#### output frequency

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
	(4 < < 0 . 0 < < 7)	C <sub>L</sub> = 20 pF,	V <sub>CC</sub> = 2.2 V	DC		5	NAL I-
f(Px.y)	$(1 \le x \le 6, \ 0 \le y \le 7)$	$I_L = \pm 1.5 \text{mA}$	V <sub>CC</sub> = 3 V	DC		7.5	MHz
f(ACLK)	D. A.T. O.M.O.L.K. D. E.T. O.L.K.						
f(MCLK)	P1.1/TA0/MCLK, P1.5/TACLK/ ACLK P1.4/TBCLK/SMCLK	C <sub>L</sub> = 20 pF			f(S	f(System)	MHz
f(SMCLK)							
		P1.5/TACLK/ACLK,	f(ACLK) = f(LFXT1) = f(XT1)	40%		60%	
		C <sub>L</sub> = 20 pF V <sub>CC</sub> = 2.2 V / 3 V	f(ACLK) = f(LFXT1) = f(LF)	30%		70%	
			f(ACLK) = f(LFXT1)		50%		
		P1.1/TA0/MCLK,	f(MCLK) = f(XT1)	40%		60%	
<sup>t</sup> (Xdc)	Duty cycle of output frequency	C <sub>L</sub> = 20 pF, V <sub>CC</sub> = 2.2 V / 3 V	f(MCLK) = f(DCOCLK)	50%– 15 ns	50%	50%+ 15 ns	
		P1.4/TBCLK/SMCLK,	f(SMCLK) = f(XT2)	40%		60%	
		C <sub>L</sub> = 20 pF, V <sub>CC</sub> = 2.2 V / 3 V	f(SMCLK) = f(DCOCLK)	50%– 15 ns	50%	50%+ 15 ns	

#### external interrupt timing

	1 0					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> (int)	Ports P1, P2: External trigger signal for the interrupt flag (see Note 3 and Note 4)	$V_{CC} = 2.2 \text{ V/3 V}$	1.5			Cycle
		V <sub>CC</sub> = 2.2 V	62			
		V <sub>CC</sub> = 3 V	50			ns

NOTES: 3. The external signal sets the interrupt flag every time  $t_{(int)}$  is met. It may be set even with trigger signals shorter than  $t_{(int)}$ . The conditions to set the flag must be met independently of this timing constraint.  $t_{(int)}$  is defined in MCLK cycles.

4. The external signal needs additional timing because of the maximum input-frequency constraint.

#### wake-up LPM3

PARAMETER	TEST (	MIN	TYP	MAX	UNIT		
	f = 1 MHz	V <sub>CC</sub> = 2.2 V/3 V			6		
t <sub>d(LPM3)</sub> Delay time	f = 2 MHz				6	μs	
,	f = 3 MHz				6		



SLAS344A – JANUARY 2002 – REVISED FEBRUARY 2002

### electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

#### leakage current (see Notes 1 and 2)

PARAMETER			TEST CONDITIONS			TYP	MAX	UNIT
Ilkg(P1.x)	Leakage	Port P1	Port 1: V <sub>(P1.x)</sub>	V 0.0 V/0 V			±50	~^
I <sub>lkg(P6.x)</sub>	1	Port P6	Port 6: V <sub>(P6.x)</sub>	V <sub>CC</sub> = 2.2 V/3 V			±50	nA

- NOTES: 1. The leakage current is measured with  $V_{SS}$  or  $V_{CC}$  applied to the corresponding pin(s), unless otherwise noted.
  - 2. The port pin must be selected as input and there must be no optional pullup or pulldown resistor.

#### **RAM**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VRAMh	CPU halted (see Note 3)	1.6	•		V

NOTE 3: This parameter defines the minimum supply voltage when the data in program memory RAM remain unchanged. No program execution should take place during this supply voltage condition.

#### **LCD**

PARA	METER	TEST COND	ITIONS	MIN	TYP	MAX	UNIT
V <sub>(33)</sub>		Voltage at P5.7/R33		2.5		V <sub>CC</sub> + 0.2	
V <sub>(23)</sub>	1	Voltage at P5.6/R23	]., [	[V <sub>(33)</sub>	$-V_{(03)}] \times 2/3 + V_{(03)}$	V <sub>(03)</sub>	l .,
V <sub>(13)</sub>	Analog voltage	Voltage at P5.5/R13	V <sub>CC</sub> = 3 V	[V <sub>(33)</sub>	$-V_{(03)}] \times 1/3 + V_{(03)}$	V(03)	V
V <sub>(33)</sub> – V <sub>(03)</sub>	]	Voltage at R33 to R03	] [	2.5		V <sub>CC</sub> + 0.2	
I <sub>(R03)</sub>		R03 = V <sub>SS</sub>	No load at all			±20	
I <sub>(R13)</sub>	Input leakage	P5.5/R13 = V <sub>CC</sub> /3	segment and common lines,			±20	nA
I <sub>(R23)</sub>	]	$P5.6/R23 = 2 \times V_{CC}/3$	V <sub>CC</sub> = 3 V			±20	
V(Sxx0)				V <sub>(03)</sub>		V <sub>(03)</sub> - 0.1	
V <sub>(Sxx1)</sub>	Segment line	 	V <sub>CC</sub> = 3 V	V <sub>(13)</sub>		V <sub>(13)</sub> - 0.1	V
V <sub>(Sxx2)</sub>	voltage	$I(Sxx) = -3 \mu A$	vCC = 3 v	V <sub>(23)</sub>		V <sub>(23)</sub> - 0.1	·
V <sub>(Sxx3)</sub>				V <sub>(33)</sub>		V <sub>(33)</sub> + 0.1	



SLAS344A - JANUARY 2002 - REVISED FEBRUARY 2002

### electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

#### Comparator\_A (see Note 1)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
			V <sub>CC</sub> = 2.2 V		25	40	
I(CC)		CAON=1, CARSEL=0, CAREF=0	V <sub>CC</sub> = 3 V		45	60	μΑ
la a		CAON=0, CARSEL=0, CAREF=1/2/3, No load at P2.3/CA0/TA1 and	V <sub>CC</sub> = 2.2 V		30	50	
I(Refladder/	RefDiode)	P2.4/CA1/TA2	V <sub>CC</sub> = 3 V		45	71	μΑ
V <sub>(Ref025)</sub>	Voltage @ 0.25 V <sub>CC</sub> node V <sub>CC</sub>	PCA0=1, CARSEL=1, CAREF=1, No load at P2.3/CA0 and P2.4/CA1	V <sub>CC</sub> = 2.2 V / 3 V	0.23	0.24	0.25	
V(Ref050)	Voltage @ 0.5 V <sub>CC</sub> node	PCA0=1, CARSEL=1, CAREF=2, No load at P2.3/CA0 and P2.4/CA1	V <sub>CC</sub> = 2.2V / 3 V	0.47	0.48	0.5	
		PCA0=1, CARSEL=1, CAREF=3,	V <sub>CC</sub> = 2.2 V	390	480	540	
V(RefVT)		No load at P2.3/CA0 and P2.4/CA1; $T_A = 85^{\circ}C$	VCC = 3 V	400	490	550	mV
VIC	Common-mode input voltage range	CAON=1	V <sub>CC</sub> = 2.2 V / 3 V	0		V <sub>CC</sub> -1	V
V <sub>p</sub> -V <sub>S</sub>	Offset voltage	See Note 2	VCC = 2.2 V / 3 V	-30		30	mV
V <sub>hys</sub>	Input hysteresis	CAON = 1	V <sub>CC</sub> = 2.2 V / 3 V	0	0.7	1.4	mV
		T <sub>A</sub> = 25°C,	V <sub>CC</sub> = 2.2 V	160	210	300	
		Overdrive 10 mV, without filter: CAF = 0	VCC = 3 V	80	150	240	ns
t(response	LH)	T <sub>A</sub> = 25°C	V <sub>CC</sub> = 2.2 V	1.4	1.9	3.4	
		Overdrive 10 mV, with filter: CAF = 1	V <sub>CC</sub> = 3 V	0.9	1.5	2.6	μs
		T <sub>A</sub> = 25°C	V <sub>CC</sub> = 2.2 V	130	210	300	
		Overdrive 10 mV, without filter: CAF = 0	VCC = 3 V	80	150	240	ns
t(response	HL)	T <sub>A</sub> = 25°C,	V <sub>CC</sub> = 2.2 V	1.4	1.9	3.4	
		Overdrive 10 mV, with filter: CAF = 1	V <sub>CC</sub> = 3 V	0.9	1.5	2.6	μS

NOTES: 1. The leakage current for the Comparator\_A terminals is identical to  $I_{lkg(P_{X,X})}$  specification.



<sup>2.</sup> The input offset voltage can be cancelled by using the CAEX bit to invert the Comparator\_A inputs on successive measurements. The two successive measurements are then summed together.

#### typical characteristics

# REFERENCE VOLTAGE vs FREE-AIR TEMPERATURE




Figure 13.  $V_{(RefVT)}$  vs Temperature

#### **REFERENCE VOLTAGE** FREE-AIR TEMPERATURE 650 $V_{CC} = 2.2 V$ 600 VREF - Reference Voltage - V **Typical** 550 500 450 400 -45 -25 15 55 75

Figure 14. V<sub>(RefVT)</sub> vs Temperature

 $T_A$  – Free-Air Temperature –  $^{\circ}$ C




Figure 15. Block Diagram of Comparator\_A Module




Figure 16. Overdrive Definition



### electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

#### POR/brownout reset (BOR) (see Note 1)

PARAI	METER	TEST CONDITIONS	MIN TYP MAX		MAX	UNIT
<b></b>		dV <sub>CC</sub> /dt ≥ 30 V/ms (see Note 2)	5		150	
<sup>t</sup> d(BOR)		dV <sub>CC</sub> /dt ≤ 30 V/ms (see Note 2)			2000	μs
VCC(start)		dV <sub>CC</sub> /dt ≤ 3 V/s (see Figure 17)	$0.7 \times V_{(B\_IT-)}$			V
V <sub>(B_IT-)</sub>	Brownout	dV <sub>CC</sub> /dt ≤ 3 V/s (see Figure 17 through Figure 19)	0.9	1.35	1.71	V
V <sub>hys</sub> (B_IT-)		dV <sub>CC</sub> /dt ≤ 3 V/s (see Figure 17)	70	130	180	mV
t(reset)		Pulse length needed at RST/NMI pin to accepted reset internally, $V_{CC} = 2.2 \text{ V/3 V}$	2			μs

NOTES: 1. The current consumption of the brownout module is already included in the I<sub>CC</sub> current consumption data. The voltage level  $V_{(B\_IT-)} + V_{hys(B\_IT-)}$  is  $\leq 1.8 \text{ V}$ .

2. This parameter is not production tested, assured by design.

#### typical characteristics




Figure 17. POR/Brownout Reset (BOR) vs Supply Voltage




Figure 18. V<sub>(CC)min</sub> Level With a Square Voltage Drop to Generate a POR/Brownout Signal



SLAS344A – JANUARY 2002 – REVISED FEBRUARY 2002

#### typical characteristics




Figure 19. V<sub>CC(min)</sub> Level With a Triangle Voltage Drop to Generate a POR/Brownout Signal

### electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

#### SVS (supply voltage supervisor/monitor)

PARAMETER	TEST CONDITIONS		MIN	NOM	MAX	UNIT
4	dV <sub>CC</sub> /dt ≥ 30 V/ms (see Figure 20)		5		150	μs
<sup>t</sup> (SVSR)	dV <sub>CC</sub> /dt ≤ 30 V/ms				2000	μs
td(SVSon)	SVSon, switch from VLD=0 to VLD ≠ 0, V <sub>CC</sub> = 3 V		20		150	μs
t <sub>settle</sub>	VLD ≠ 0 <sup>‡</sup>				12	μs
V(SVSstart)	VLD ≠ 0, V <sub>CC</sub> /dt ≤ 3 V/s (see Figure 20)			1.55	1.7	V
		VLD = 1	70	120	155	mV
V <sub>hys(B_IT-)</sub>	V <sub>CC</sub> /dt ≤ 3 V/s (see Figure 20)	VLD = 2 14	V(SVS_IT-) x 0.004		V(SVS_IT-) x 0.008	
	$V_{CC}/dt \le 3 \text{ V/s}$ (see Figure 20), External voltage applied on A7	VLD = 15	4.4		10.4	mV
		VLD = 1	1.8	1.9	2.05	
		VLD = 2	1.94	2.1	2.25	
		VLD = 3	2.05	2.2	2.37	
	V <sub>CC</sub> /dt ≤ 3 V/s (see Figure 20)	VLD = 4	2.14	2.3	2.48	
		VLD = 5	2.24	2.4	2.6	
		VLD = 6	2.33	2.5	2.71	
		VLD = 7	2.46	2.65	2.86	
V(SVS_IT-)	VCOut \(\frac{2}{2}\) V/s (see Figure 20)	VLD = 8	2.58	2.8	3	V
*(SVS_II-)		VLD = 9	2.69	2.9	3.13	]
		VLD = 10	2.83	3.05	3.29	
		VLD = 11	2.94	3.2	3.42	
		VLD = 12	3.11	3.35	3.61†	
		VLD = 13	3.24	3.5	3.76†	]
		VLD = 14	3.43	3.7†	3.99†	
	$V_{CC}/dt \le 3$ V/s (see Figure 20), External voltage applied on A7	VLD = 15	1.1	1.2	1.3	
ICC(SVS) (see Note 1)	VLD ≠ 0, V <sub>CC</sub> = 2.2 V/3 V			10	15	μΑ

<sup>&</sup>lt;sup>†</sup> The recommended operating voltage range is limited to 3.6 V.

NOTE 1: The current consumption of the SVS module is not included in the I<sub>CC</sub> current consumption data.



<sup>‡</sup> t<sub>Settle</sub> is the settling time that the comparator o/p needs to have a stable level after VLD is switched VLD ≠ 0 to a different VLD value somewhere between 2 and 15. The overdrive is assumed to be > 50 mV.




Figure 20. SVS Reset (SVSR) vs Supply Voltage




Figure 21. V<sub>CC(min)</sub> With a Square Voltage Drop and a Triangle Voltage Drop to Generate an SVS Signal



SLAS344A - JANUARY 2002 - REVISED FEBRUARY 2002

### electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

#### DCO

PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	UNIT
f(DCOCLK)	N <sub>(DCO)</sub> =01E0h, FN_8=FN_4=FN_3=FN_2=0, D = 2, DCO+= 0	2.2 V/3 V		1		MHz
	EN 9 EN 4 EN 2 EN 9 9 DOO: 4	2.2 V	0.23	0.41	0.82	MI I-
f(DCO2)	FN_8=FN_4=FN_3=FN_2=0 , DCO+ = 1	3 V	0.3	0.57	1.2	MHz
	EN 9 EN 4 EN 2 EN 2 0 DOO: 4 (and Note 4)	2.2 V	2.25	4	8	N41.1-
f(DCO27)	FN_8=FN_4=FN_3=FN_2=0, DCO+ = 1, (see Note 1)	3 V	3	5.6	11.2	MHz
<b>.</b>	FN_8=FN_4=FN_3=0, FN_2=1; DCO+ = 1	2.2 V	0.45	0.85	1.75	MHz
f(DCO2)		3 V	0.6	1.2	2.4	IVIHZ
	EN 9 EN 4 EN 2 9 EN 9 4: DCO: 4 (see Note 4)	2.2 V	4.4	8	16.5	N 41 1-
f(DCO27)	FN_8=FN_4=FN_3=0, FN_2=1; DCO+ = 1, (see Note 1)	3 V	6	11	22.5	MHz
	EN 9 EN 4 9 EN 2 4 EN 9 DOO: 4	2.2 V	0.73	1.3	2.7	MI I-
f(DCO2)	FN_8=FN_4=0, FN_3= 1, FN_2=x; DCO+ = 1	3 V	1	1.85	3.9	MHz
	EN 9 EN 4 9 EN 2 4 EN 9 DOO: 4 (see Note 4)	2.2 V	6.5	12	24	N41.1-
f(DCO27)	FN_8=FN_4=0, FN_3= 1, FN_2=x;, DCO+ = 1, (see Note 1)	3 V	9	16.5	34	MHz
	FN_8=0, FN_4= 1, FN_3= FN_2=x; DCO+ = 1	2.2 V	1.1	2.1	4.3	N. 11 -
f(DCO2)		3 V	1.6	2.9	6	MHz
	EN 9 9 EN 4 4 EN 9 EN 9 DOO: 4 (222 Note 4)	2.2 V	9.5	18	38	MHz
f(DCO27)	FN_8=0, FN_4=1, FN_3= FN_2=x; DCO+ = 1, (see Note 1)	3 V	13	25	52	IVIHZ
<b>.</b>	EN 9.4 EN 4 EN 2 EN 2 DOO 4	2.2 V	2.2	4	8.2	N41 1-
f(DCO2)	FN_8=1, FN_4=FN_3=FN_2=x; DCO+ = 1	3 V	3	5.6	12	MHz
	EN 9 4 EN 4 EN 9 EN 9 11 DOO 1 4 (222 Note 4)	2.2 V	17.5	32	65	N41 1-
f(DCO27)	FN_8=1,FN_4=FN_3=FN_2=x,DCO+ = 1, (see Note 1)	3 V	24	45	94	MHz
	to a second seco	2 < TAP ≤ 20	1.06		1.13	
S	f(NDCO)+1 = f(NDCO)	TAP > 20	1.1		1.17	
Dt	Temperature drift, N <sub>(DCO)</sub> = 01E0h, FN_8=FN_4=FN_3=FN_2=0 D = 2, DCO+ = 0, (see Note 2)	2.2 V	-0.2	-0.3	-0.4	0/ /0 C
		3 V	-0.2	-0.3	-0.4	%/°C
D <sub>V</sub>	Drift with $V_{CC}$ variation, $N_{(DCO)} = 01E0h$ , $FN_8 = FN_4 = FN_3 = FN_2 = 0$ D = 2, DCO+ = 0 (see Note 2)		0	5	15	%/V

NOTES: 1. Please do not exceed the maximum system frequency.

2. This parameter not production tested.




Figure 22. DCO Frequency vs Supply Voltage ( $V_{CC}$ ) and vs Ambient Temperature






Figure 23. Five Overlapping DCO Ranges Controlled by FN\_x Bits

### electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

#### crystal oscillator, LFXT1 oscillator (see Note 1 and 2)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Integrated input capacitance	OscCap = 0, V <sub>CC</sub> = 2.2 V / 3 V		0		
C <sub>(XIN)</sub>		OscCap = 1, $V_{CC} = 2.2 \text{ V} / 3 \text{ V}$		10		
		OscCap = 2, V <sub>CC</sub> = 2.2 V / 3 V		14		pF
		OscCap = 3, V <sub>CC</sub> = 2.2 V / 3 V		18		
		OscCap = 0, V <sub>CC</sub> = 2.2 V / 3 V		0		
		OscCap = 1, V <sub>CC</sub> = 2.2 V / 3 V		10		_
C <sub>(XOUT)</sub>	Integrated output capacitance	OscCap = 2, V <sub>CC</sub> = 2.2 V / 3 V		14		pF
		OscCap = 3, V <sub>CC</sub> = 2.2 V / 3 V		18		

- NOTES: 1. The parasitic capacitance from the package and board may be estimated to be 2 pF. The effective load capacitor for the crystal is  $(X_{(CIN)} \times X_{(COUT)}) / (X_{(CIN)} + X_{(COUT)})$ . This is independent of XST\_FLL.
  - 2. To improve EMI on the low-power LFXT1 oscillator, particularly in the LF mode (32 kHz), the following guidelines should be observed.
    - Keep as short of a trace as possible between the F43x/44x and the crystal.
    - Design a good ground plane around the oscillator pins.
    - Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
    - Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
    - Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.
    - If conformal coating is used, ensure that it does not induce capacitive/resistive leakage between the oscillator pins.
    - Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other documentation. This signal is no longer required for the serial programming adapter.



SLAS344A - JANUARY 2002 - REVISED FEBRUARY 2002

### electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

#### crystal oscillator, XT2 oscillator (see Note 1)

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
XCIN	Integrated input capacitance	V <sub>CC</sub> = 2.2 V/3 V	2			pF
XCOUT	Integrated output capacitance	V <sub>CC</sub> = 2.2 V/3 V	2			pF
X <sub>INL</sub>	Input lovels at VIN VOLIT	V 22 //2 //	VSS	(	$0.2 \times V_{CC}$	V
X <sub>INH</sub>	Input levels at XIN, XOUT	V <sub>CC</sub> = 2.2 V/3 V	$0.8 \times V_{CC}$		VCC	V

NOTE 1: The oscillator needs capacitors at both terminals, with values specified by the crystal manufacturer.

#### **USARTO, USART1 (see Note 2)**

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
LICAT	LICADTO/4: dealitab time	V <sub>CC</sub> = 2.2 V	200	430	800	
t <sub>(t)</sub>	$t_{(\tau)}$ USART0/1: deglitch time	V <sub>CC</sub> = 3 V	150	280	500	ns

NOTE 2: The signal applied to the USART0/1 receive signal/terminal (URXD0/1) should meet the timing requirements of  $t_{(t)}$  to ensure that the URXS flip-flop is set. The URXS flip-flop is set with negative pulses meeting the minimum-timing condition of  $t_{(t)}$ . The operating conditions to set the flag must be met independently from this timing constraint. The deglitch circuitry is active only on negative transitions on the URXD0/1 line.

SLAS344A - JANUARY 2002 - REVISED FEBRUARY 2002

### electrical characteristics over recommended operating free-air temperature (unless otherwise noted) (continued)

#### 12-bit ADC, power supply and input range conditions (see Note 1)

PARAM	IETER	TEST CONDITI	ONS	MIN	NOM	MAX	UNIT
AVCC	Analog supply voltage	AV <sub>CC</sub> and DV <sub>CC</sub> are connected AV <sub>SS</sub> and DV <sub>SS</sub> are connected V(AVSS) = V(DVSS) = 0 V		2.2		3.6	<b>V</b>
VCC(min)		0 mA ≤ I <sub>(Load)</sub> ≤ 0.5 mA		V <sub>REF+</sub>		<sup>V</sup> REF+ + 150 mV	
*CC(min)		0.5 mA ≤ I <sub>(Load)</sub> ≤ 1.5 mA	V <sub>REF+</sub>		V <sub>REF+</sub> + 350 mV		
Vo(DEE.)	Positive built-in reference voltage	2_5 V = 1 for 2.5-V built-in reference 2 5 V = 0 for 1.5-V built-in	VCC = 3 V	2.4	2.5	2.6	٧
VO(REF+)	output	reference $I(VREF+) \le I(VREF+_max)$	V <sub>CC</sub> = 2.2 V/3 V	1.44	1.5	1.56	٧
I <sub>L(VREF+)</sub>	Load current out of		V <sub>CC</sub> = 2.2 V	0.01		-0.5	mΑ
·L(VKEF+)	VREF+ terminal		VCC = 3 V			<b>–1</b>	, \
		$I_{(VREF+)}$ = 500 μA ±100 μA Analog input voltage ~0.75 V;	$V_{CC} = 2.2 V$			±2	LSB
. +	Load-current	$2_5 V = 0$	V <sub>CC</sub> = 3 V			±2	
IL(VREF+) <sup>†</sup>	regulation VREF+ terminal	I(VREF+) = 500 μA ± 100 μA Analog input voltage ~1.25 V; 2_5 V = 1	VCC = 3 V			±2	LSB
I <sub>L(VREF+)</sub> ‡	Load current regulation VREF+ terminal	$ \begin{array}{l} \text{I(VREF+) = } 100~\mu\text{A} \rightarrow 900~\mu\text{A},\\ \text{VCC = 3 V, ax } \sim 0.5~\text{x VREF+}\\ \text{Error of conversion result}\\ \leq 1~\text{LSB} \end{array} $	C <sub>(VREF+)</sub> = 5 μF			20	ns
Vref(VREF+)	Positive external reference voltage input	VeREF+ > VeREF-/VeREF- (s	see Note 2)	1.4		V(AVCC)	V
Vref(VREF-/VeREF-)	Negative external reference voltage input	VeREF+ > VeREF-/VeREF- (s	see Note 3)	0		1.2	V

<sup>†</sup> Not production tested, limits characterized

NOTES: 1. The leakage current is defined in the leakage current table with P6.x/Ax parameter.

- 2. The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced accuracy requirements.
- 3. The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced accuracy requirements.
- 4. The accuracy limits minimum external differential reference voltage. Lower differential reference voltage levels may be applied with reduced accuracy requirements.



<sup>‡</sup> Not production tested, limits verified by design

SLAS344A - JANUARY 2002 - REVISED FEBRUARY 2002

#### 12-bit ADC, power supply and input range conditions (see Note 1) (continued)

PARA	METER	TEST CONDIT	ONS	MIN	NOM	MAX	UNIT
(V <sub>eREF+</sub> - VREF-/VeREF-)	Differential external reference voltage input	VeREF+ > VeREF-/VeREF- (:	see Note 4)	1.4		V(AVCC)	V
VI(P6.x/Ax)	Analog input voltage range (see Note 5)	inputs selected in ADC12MCT P6Sel.x=1	$0 \le x \le 7$ ; $V(AVSS) \le VI(P6.x/Ax) \le V(AVCC)$				V
	Operating supply current into AVCC	f(ADC12CLK) = 5 MHz ADC12ON = 1, REFON = 0	V <sub>CC</sub> = 2.2 V		0.65	1.3	A
IDD(ADC12)	terminal (see Note 6)	SHT0=0, SHT1=0, ADC12DIV=0	V <sub>CC</sub> = 3 V		0.8	1.6	mA
IDD(REF+)	Operating supply current into AV <sub>CC</sub> terminal (see Note 7)	f(ADC12CLK) = 5 MHz ADC12ON = 0, REFON = 1, 2_5V = 1	VCC = 3 V		0.5	0.8	mA
טט(וובו וי)	Operating supply	f(ADC12CLK) = 5 MHz ADC12ON = 0,	V <sub>CC</sub> = 2.2 V		0.5	0.8	
	current (see Note 7)	REFON = 1, 2_5V = 0	V <sub>CC</sub> = 3 V		0.5	0.8	

NOTES: 5. The analog input voltage range must be within the selected reference voltage range V<sub>R+</sub> to V<sub>R-</sub> for valid conversion results.

 6. The internal reference supply current is not included in current consumption parameter I<sub>DD</sub>(ADC12).
 7. The internal reference current is supplied via terminal AV<sub>CC</sub>. Consumption is independent of the ADC12ON control bit, unless a conversion is active. The REFON bit enables to settle the built-in reference before starting an A/D conversion.

#### 12-bit ADC, built-in reference (see Note 1)

PAR.	AMETER	TEST CONDITION	s	MIN	NOM	MAX	UNIT
I <sub>DD</sub> (VeREF+)	Static input current (see Note 2)	0 V ≤ VeREF+ ≤ V(AVCC)	V <sub>CC</sub> = 2.2 V/3 V			±1	μΑ
IDD(VREF-/VeREF-)	Static input current (see Note 2)	0 V ≤ VeREF- ≤ V(AVCC)	V <sub>CC</sub> = 2.2 V/3 V			±1	μΑ
C <sub>(VREF+)</sub>	Capacitance at pin VREF+ (see Note 3)	REFON = 1, $0 \text{ mA} \le I(\text{VREF+}) \le I(\text{VREF_max})$	V <sub>CC</sub> = 2.2 V/3 V	5	10		μF
C <sub>i</sub> ‡	Input capacitance (see Note 4)	Only one terminal can be selected at one time, P6.x/Ax	V <sub>CC</sub> = 2.2 V			40	pF
z <sub>i</sub> ‡	Input MUX ON resistance (see Note 4)	$0 \text{ V} \leq V_{(Ax)} \leq V_{(AVCC)}$	VCC = 3 V			2000	Ω
T <sub>(REF+)</sub> †	Temperature coefficient of built-in reference	$I_{(VREF+)}$ is a constant in the range of 0 mA $\leq I_{(VREF+)} \leq 1$ mA	V <sub>CC</sub> = 2.2 V/3 V			±100	ppm/°C

<sup>†</sup> Not production tested, limits characterized

NOTES: 1. The voltage source on VeREF+ and VREF-/VeREF- needs to have low-dynamic impedance for 12-bit accuracy to allow the charge to settle for this accuracy (See Figures 16 and 17).

- 2. The external reference is used during conversion to charge and discharge the capacitance array. The dynamic impedance should follow the recommendations on analog-source impedance to allow the charge to settle for 12-bit accuracy.
- 3. The internal buffer operational amplifier and the accuracy specifications require an external capacitor.
- The input capacitance is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 12-bit accuracy. All INL and DNL tests uses two capacitors between pins VREF+ and AVSS and VREF-/VeREF- and AVSS: 10-μF tantalum and 100-nF ceramic.



<sup>‡</sup> Not production tested, limits verified by design

#### timing requirements

#### 12-bit ADC, timing parameters

PA	RAMETER	TEST CONDITION	IS	MIN	NOM	MAX	UNIT
ts(REF_ON)†	Settle time of internal reference voltage (see Figure 24 and Note 1)	I <sub>(VREF+)</sub> = 0.5 mA, C <sub>(VREF+)</sub> = 10 VREF+ = 1.5 V, V <sub>(AVCC)</sub> = 2.2 V	) μ <b>F</b> ,			17	ms
f(ADC12OSC)		ADC12DIV=0 [f(ADC12CLK) = f(ADC12OSC)]	V <sub>CC</sub> = 2.2 V/3 V	3.7		6.3	MHz
	Conversion time	$\begin{array}{l} \text{AVCC(min)} \!$	V <sub>CC</sub> = 2.2 V/3 V	2.06		3.51	μs
t <sub>C</sub>		$AVCC(min) \le V(AVCC) \le AVCC(max)$ , External $f_{ADC12(CLK)}$ from ACLK or MCLK or SMCLK: ADC12SSEL $\ne 0$			13×ADC12DIV× 1/fADC12(CLK)		μs
ts(ADC12ON) <sup>‡</sup>	Settle time of the ADC	$AVCC(min) \le V(AVCC) \le AVCC(max)$	x) (see Note 2)			100	ns
t(Sample) <sup>‡</sup>	Sampling time	$V(AVCC\_min) \le V(AVCC) \le V(AVCC\_max)$ Ri(source) = 400 $\Omega$ , Z <sub>i</sub> = 1000 $\Omega$ ,	V <sub>CC</sub> = 3 V	1220			ns
(Sample)		$C_i = 30 \text{ pF}$ $\tau = [R_{i(\text{source})} \times + Z_i] \times C_i,$ (see Note 3)	V <sub>CC</sub> = 2.2 V	1400			110

<sup>†</sup> Not production tested, limits characterized

NOTES: 1. The condition is that the error in a conversion started after t<sub>S(REF\_ON)</sub> is less than ±0.5 LSB. The settling time depends on the external capacitive load.

- 2. The condition is that the error in a conversion started after  $t_{S(ADC12ON)}$  is less than ±0.5 LSB. The reference and input signal are already settled.
- 3. Ten Tau ( $\tau$ ) are needed to get an error of less than  $\pm 0.5$  LSB.  $t_{(Sample)} = 10 \text{ x } (R_i + Z_i) \text{ x } C_i + 800 \text{ ns}$




Figure 24. Typical Settling Time of Internal Reference t<sub>(REF\_ON)</sub> vs External Capacitor on VREF+

<sup>‡</sup> Not production tested, limits verified by design

SLAS344A - JANUARY 2002 - REVISED FEBRUARY 2002

### electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

#### 12-bit ADC, linearity parameters, V<sub>CC</sub> = 2.2 V/3 V

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
E <sub>(I)</sub> Integral linearity error		1.4 V ≤ (VeREF+ – VREF–/VeREF–) min ≤ 1.6 V			±2	1.00
		1.6 V < [V(eREF+) - V(REF-)/V(eREF-)] min $\leq$ [V(AVCC)]			±1.7	LSB
ED	Differential linearity error	$ \begin{array}{l} (\text{VeREF+}-\text{VREF-/VeREF-}) \text{min} \leq (\text{VeREF+}-\text{VREF-/VeREF-}), \\ C_{(\text{VREF+})} = 10~\mu\text{F} \text{ (tantalum) and } 100~\text{nF (ceramic)} \end{array} $			±1	LSB
EO	Offset error <sup>†</sup>	$\label{eq:continuous} \begin{array}{l} (\text{VeREF+}-\text{VREF-/VeREF-})\text{min} \leq (\text{VeREF+}-\text{VREF-/VeREF-}), \\ \text{Internal impedance of source } R_i < 100~\Omega, \\ C_{\text{(VREF+)}} = 10~\mu\text{F (tantalum) and } 100~\text{nF (ceramic)} \end{array}$		±2	±4	LSB
EG	Gain error <sup>†</sup>	$ \begin{array}{l} (\text{VeREF+}-\text{VREF-/VeREF-}) \text{min} \leq (\text{VeREF+}-\text{VREF-/VeREF-}), \\ C_{(\text{VREF+})} = 10~\mu\text{F} \text{ (tantalum) and } 100~\text{nF (ceramic)} \end{array} $		±1.1	±2	LSB
E <sub>(T)</sub>	Total unadjusted error <sup>†</sup>	$ \begin{array}{l} (\text{VeREF+}-\text{VREF-/VeREF-}) \text{min} \leq (\text{VeREF+}-\text{VREF-/VeREF-}), \\ C(\text{VREF+}) = 10~\mu\text{F} \text{ (tantalum) and 100 nF (ceramic)} \end{array} $		±2	±5	LSB

<sup>†</sup> Not production tested, limits characterized




Figure 25. Supply Voltage and Reference Voltage Design VREF-/VeREF- External Supply




Figure 26. Supply Voltage and Reference Voltage Design VREF-/VeREF- = AV<sub>SS</sub>, Internally Connected

### electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

12-bit ADC, temperature sensor and built-in Vmid

	PARAMETER	TEST CONDITION	IS	MIN	NOM	MAX	UNIT
	Operating supply current	V(REFON) = 0, INCH = 0Ah,	V <sub>CC</sub> = 2.2 V		40	120	
ICC(SENSOR)	into AVCC terminal (see Note 1)	$ADC12ON = NA, T_A = 25^{\circ}C$	VCC = 3 V		60	160	μΑ
V <sub>(SENSOR)</sub> †		ADC12ON = 1, INCH = 0Ah, T <sub>A</sub> = 0°C	V <sub>CC</sub> = 2.2 V/3 V		986	986±5%	mV
TC(SENSOR)†		ADC12ON = 1, INCH = 0Ah	$V_{CC} = 2.2 \text{ V/3 V}$		3.55	3.55±3%	mV/°C
ts(SENSOR)†	Sample time required if channel 10 is selected (see Note 2)	ADC12ON = 1, INCH = 0Ah, Error of conversion result ≤ 1 LSB	V <sub>CC</sub> = 2.2 V/3 V	30			μs
V	AVCC divider at channel 11	ADC12ON = 1, INCH = 0Bh,	V <sub>CC</sub> = 2.2 V		1.1	1.1±0.04	V
V <sub>(MID)</sub>	AVCC divider at channel 11	V <sub>(MID)</sub> is ~0.5 x V <sub>(AVCC)</sub>	V <sub>CC</sub> = 3 V		1.5	1.5±0.04	V
t(ON_VMID)	On-time if channel 11 is selected (see Note 3)	ADC12ON = 1, INCH = 0Bh, Error of conversion result ≤ 1 LSB	V <sub>CC</sub> = 2.2 V/3 V			NA	ns

<sup>†</sup> Not production tested, limits characterized

NOTES: 1. The sensor current I<sub>SENSOR</sub> is consumed if (ADC12ON = 1 and V<sub>(REFON)</sub> = 1), or (ADC12ON=1 AND INCH=0Ah and sample signal is high). Therefore it includes the constant current through the sensor and the reference.

- 2. The typical equivalent impedance of the sensor is 51 k $\Omega$ . The sample time needed is the sensor-on time t<sub>(SENSOR\_ON)</sub>
- 3. The on-time  $t_{(ON\_VMID)}$  is identical to sampling time  $t_{(Sample)}$ ; no additional on time is needed.



<sup>‡</sup> Not production tested, limits verified by design

SLAS344A – JANUARY 2002 – REVISED FEBRUARY 2002

#### JTAG, program memory and fuse


PAR	AMETER	TEST CONDITIONS		MIN	NOM	MAX	UNIT
		Tok fraguanay		DC		5	N 41 1-
f(TCK)	JTAG/Test (see Note 4)	TCK frequency	VCC = 3 V	DC		10	MHz
	(300 14010 4)	Pull-up resistors on TMS, TCK, TDI (see Note 1)	$V_{CC} = 2.2 \text{ V/3 V}$	25	60	90	kΩ
V <sub>(FB)</sub>		Fuse-blow voltage, F versions (see Note 3)	$V_{CC} = 2.2 \text{ V/3 V}$	6		7	V
	JTAG/fuse (see Note 2)	Supply current on TDI with fuse blown				100	mA
<sup>I</sup> (FB)	(See Note 2)	Time to blow the fuse				1	ms
I(DD-PGM)	F-versions only	Current from DV <sub>CC</sub> when programming is active	V <sub>CC</sub> = 2.7 V/3.6 V		3	5	mA
I(DD-Erase)	(see Note 4)	Current from DV <sub>CC</sub> when erase is active	$V_{CC} = 2.7 \text{ V}/3.6 \text{ V}$		3	5	mA
•	F-versions only	Write/erase cycles		10 <sup>4</sup>	10 <sup>5</sup>		cycles
<sup>t</sup> (retention)	r-versions only	Data retention T <sub>J</sub> = 25°C		100			years

- NOTES: 1. TMS, TDI, and TCK pull-up resistors are implemented in all F versions.
  - 2. Once the fuse is blown, no further access to the MSP430 JTAG/test feature is possible. The JTAG block is switched to bypass mode.
  - 3. The supply voltage to blow the fuse is applied to the TDI pin.
  - 4. f<sub>(TCK)</sub> may be restricted to meet the timing requirements of the module selected. Duration of the program/erase cycle is determined by f<sub>(FTG)</sub> applied to the flash timing controller. It can be calculated as follows:

t(word write) =  $33 \times 1/f(FTG)$ t(segment write, byte 0) =  $30 \times 1/f(FTG)$ t(segment write end sequence) =  $5 \times 1/f(FTG)$ t(mass erase) =  $5296 \times 1/f(FTG)$ t(segment erase) =  $4817 \times 1/f(FTG)$ 

#### input/output schematic

#### Port P1, P1.0 to P1.5, input/output with Schmitt-trigger



Note: Port function is active if CAPD.x = 0

PnSel.x	PnDIR.x	Direction Control From Module	PnOUT.x	Module X OUT	PnIN.x	Module X IN	PnIE.x	PnIFG.x	PnIES.x
P1Sel.0	P1DIR.0	P1DIR.0	P1OUT.0	Out0 sig. <sup>†</sup>	P1IN.0	CCIOA †	P1IE.0	P1IFG.0	P1IES.0
P1Sel.1	P1DIR.1	P1DIR.1	P1OUT.1	MCLK	P1IN.1	CCIOB †	P1IE.1	P1IFG.1	P1IES.1
P1Sel.2	P1DIR.2	P1DIR.2	P1OUT.2	Out1 sig. <sup>†</sup>	P1IN.2	CCI1A †	P1IE.2	P1IFG.2	P1IES.2
P1Sel.3	P1DIR.3	P1DIR.3	P1OUT.3	SVSOut	P1IN.3	TBOutH <sup>‡</sup>	P1IE.3	P1IFG.3	P1IES.3
P1Sel.4	P1DIR.4	P1DIR.4	P1OUT.4	SMCLK	P1IN.4	TBCLK ‡	P1IE.4	P1IFG.4	P1IES.4
P1Sel.5	P1DIR.5	P1DIR.5	P1OUT.5	ACLK	P1IN.5	TACLK †	P1IE.5	P1IFG.5	P1IES.5


<sup>†</sup> Timer\_A



<sup>‡</sup>Timer\_B

#### input/output schematic (continued)

#### Port P1, P1.6, P1.7, input/output with Schmitt-trigger






SLAS344A - JANUARY 2002 - REVISED FEBRUARY 2002

#### input/output schematic (continued)

#### port P2, P2.0, P2.4 to P2.5, input/output with Schmitt-trigger



Note:	x {0,4,5}
INOLE.	^ \U, <del>+</del> ,U(

INDIE. X (C	7,4,3}								
PnSel.x	PnDIR.x	Dir. Control from module	PnOUT.x	Module X OUT	PnIN.x	Module X IN	PnIE.x	PnIFG.x	PnIES.x
P2Sel.0	P2DIR.0	P2DIR.0	P2OUT.0	Out2 sig. †	P2IN.0	CCI2A <sup>†</sup>	P2IE.0	P2IFG.0	P2IES.0
P2Sel.4	P2DIR.4	DVCC	P2OUT.4	UTXD0 <sup>‡</sup>	P2IN.4	unused	P2IE.4	P2IFG.4	P2IES.4
P2Sel.5	P2DIR.5	DVSS	P2OUT.5	DVSS	P2IN.5	URXD0 <sup>‡</sup>	P2IE.5	P2IFG.5	P2IES.5


†Timer\_A ‡USART0



SLAS344A – JANUARY 2002 – REVISED FEBRUARY 2002

#### input/output schematic (continued)

#### port P2, P2.1 to P2.3, input/output with Schmitt-trigger



Note:  $1 \le x \le 3$ 


PnSel.x	PnDIR.x	Dir. Control from module	PnOUT.x	Module X OUT	PnIN.x	Module X IN	PnIE.x	PnIFG.x	PnIES.x
P2Sel.1	P2DIR.1	P2DIR.1	P2OUT.1	Out0 sig. †	P2IN.1	CCI0A † CCI0B	P2IE.1	P2IFG.1	P2IES.1
P2Sel.2	P2DIR.2	P2DIR.2	P2OUT.2	Out1 sig. †	P2IN.2	CCI1A † CCI1B	P2IE.2	P2IFG.2	P2IES.2
P2Sel.3	P2DIR.3	P2DIR.3	P2OUT.3	Out2 sig. †	P2IN.3	CCI2A † CCI2B	P2IE.3	P2IFG.3	P2IES.3

†Timer\_B



# input/output schematic (continued)

#### port P2, P2.6 to P2.7, input/output with Schmitt-trigger



Note:  $6 \le x \le 7$ 

PnSel.x	PnDIR.x	Dir. Control from module	PnOUT.x	Module X OUT	PnIN.x	Module X IN	PnIE.x	PnIFG.x	PnIES.x	Port/LCD ‡
P2Sel.6	P2DIR.4	P2DIR.6	P2OUT.6	CAOUT	P2IN.6	unused	P2IE.6	P2IFG.6	P2IES.6	0: LCDM<40h <sup>‡</sup>
P2Sel.7	P2DIR.5	P2DIR.7	P2OUT.7	ADC12CLK§	P2IN.7	unused	P2IE.7	P2IFG.7	P2IES.7	0: LCDM<40h <sup>‡</sup>

<sup>†</sup> Comparator\_A




<sup>‡</sup>Port/LCD signal is 1 only with MSP430xIPN and LCDM ≥40h.

<sup>§</sup> ADC12

SLAS344A – JANUARY 2002 – REVISED FEBRUARY 2002

#### input/output schematic (continued)

#### port P3, P3.0 to P3.3, input/output with Schmitt-trigger



† S24 TO S31 Shared with port function only at MSP430x43xIPN (80-pin QFP)

P3DIR.3


DCM\_UCLK0


P3OUT.3

UCLK0(out)

P3IN.3

P3Sel.3







UCLK0(in)



#### port P3, P3.4 to P3.7, input/output with Schmitt-trigger



Note:  $4 \le x \le 7$ 



PnSel.x	PnDIR.x	Dir. Control from module	PnOUT.x	Module X OUT	PnIN.x	Module X IN
P3Sel.4	P3DIR.4	P3DIR.4	P3OUT.4	DVSS § OUT3 #	P3IN.4	unused § CCI3A/B#
P3Sel.5	P3DIR.5	P3DIR.5	P3OUT.5	DVSS § OUT4 #	P3IN.5	unused § CCI4A/B#
P3Sel.6	P3DIR.6	P3DIR.6	P3OUT.6	DVSS § OUT5 #	P3IN.6	unused § CCI5A/B#
P3Sel.7	P3DIR.7	P3DIR.7	P3OUT.7	DVSS § OUT6 #	P3IN.7	unused § CCI6A/B#

<sup>†</sup> MSP430x43xIPN

<sup>‡</sup> MSP430x43xIPZ, MSP430x44xIPZ


<sup>§</sup> MSP430x43x

<sup>#</sup> MSP430x44x

SLAS344A – JANUARY 2002 – REVISED FEBRUARY 2002

## input/output schematic (continued)

#### port P4, P4.0 to P4.7, input/output with Schmitt-trigger



PnSel.x	PnDIR.x	Direction Control From Module	PnOUT.x	Module X OUT	PnIN.x	Module X IN
P4Sel.0	P4DIR.0	P4DIR.0† DVCC‡	P4OUT.0	DVSS <sup>†</sup> UTXD1 <sup>‡</sup>	P4IN.0	unused
P4Sel.1	P4DIR.1	P4DIR.1 <sup>†</sup> DVSS‡	P4OUT.1	DVSS	P4IN.1	unused† URXD1 <sup>‡</sup>
P4Sel.2	P4DIR.2	P4DIR.2† DVSS‡	P4OUT.2	DVSS	P4IN.2	unused† STE1(in)‡
P4Sel.3	P4DIR.3	P4DIR3.† DCM_SIMO1 <sub>‡</sub>	P4OUT.3	DV <sub>SS</sub> † SIMO1(out)‡	P4IN.3	unused† SIMO1(in)‡
P4Sel.4	P4DIR.4	P4DIR4.† DCM_SOMI <sub>1‡</sub>	P4OUT.4	DV <sub>SS</sub> † SOMI1(out)‡	P4IN.4	unused SOMI1(in)‡
P4Sel.5	P4DIR.5	P4DIR5.† DCM_UCLK1 <sub>‡</sub>	P4OUT.5	DV <sub>SS</sub> † UCLK1(out)‡	P4IN.5	unused† UCLK1(in)‡
P4Sel.6	P4DIR.4	P4DIR.6	P4OUT.6	DVSS	P4IN.6	unused
P4Sel.7	P4DIR.5	P4DIR.7	P4OUT.7	DVSS	P4IN.7	unused

<sup>†</sup> Signal at MSP430x43x


DEVICE	PORT BITS	PORT FUNCTION	LCD SEG. FUNCTION
x43xIPN 80-pin QFP	P4.0P4.7	LCDM < 020h	LVDM ≥ 020h
x43xIPZ 100-pin QFP	P4.2P4.5	LCDM < 0E0h	LVDM ≥ 0E0h
x44xIPZ 100-pin QF	P4.6P4.7	LCDM < 0C0h	LVDM ≥ 0C0h




<sup>‡</sup> Signal at MSP430x44x §


SLAS344A - JANUARY 2002 - REVISED FEBRUARY 2002

## input/output schematic (continued)





port P5, P5.0 to P5.1, input/output with Schmitt-trigger



Note:  $0 \le x \le 1$ 


PnSel.x	PnDIR.x	Dir. Control from module	PnOUT.x	Module X OUT	PnIN.x	Module X IN	Segment	Port/LCD
P5Sel.0	P5DIR.0	P5DIR.0	P5OUT.0	DVSS	P5IN.0	unused	S1	0: LCDM<20h
P5Sel.1	P5DIR.1	P5DIR.1	P5OUT.1	DVSS	P5IN.1	unused	S0	0: LCDM<20h



SLAS344A - JANUARY 2002 - REVISED FEBRUARY 2002

# input/output schematic (continued)

#### port P5, P5.2 to P5.4, input/output with Schmitt-trigger



Note:  $2 \le x \le 4$ 


PnSel.x	PnDIR.x	Dir. Control from module	PnOUT.x	Module X OUT	PnIN.x	Module X IN	LCD signal	Port/LCD
P5Sel.2	P5DIR.2	P5DIR.2	P5OUT.2	DVSS	P5IN.2	unused	COM1	P5SEL.2
P5Sel.3	P5DIR.3	P5DIR.3	P5OUT.3	DVSS	P5IN.3	unused	COM2	P5SEL.3
P5Sel.4	P5DIR.4	P5DIR.4	P5OUT.4	DVSS	P5IN.4	unused	СОМЗ	P5SEL.4



SLAS344A – JANUARY 2002 – REVISED FEBRUARY 2002

## input/output schematic (continued)

#### port P5, P5.5 to P5.7, input/output with Schmitt-trigger




Note:  $5 \le x \le 7$ 

PnSel.x	PnDIR.x	Dir. Control from module	PnOUT.x	Module X OUT	PnIN.x	Module X IN	LCD signal	Port/LCD
P5Sel.5	P5DIR.5	P5DIR.5	P5OUT.5	DVSS	P5IN.5	unused	R13	P5SEL.5
P5Sel.6	P5DIR.6	P5DIR.6	P5OUT.6	DVSS	P5IN.6	unused	R23	P5SEL.6
P5Sel.7	P5DIR.7	P5DIR.7	P5OUT.7	DVSS	P5IN.7	unused	R33	P5SEL.7

SLAS344A - JANUARY 2002 - REVISED FEBRUARY 2002

#### input/output schematic (continued)

#### port P6, P6.0 to P6.7, input/output with Schmitt-trigger



#### To Brownout/SVS Module -

#### x: Bit Identifier, 0 to 7 for Port P6

NOTE: Analog signals applied to digital gates can cause current flow from the positive to the negative terminal. The throughput current flows if the analog signal is in the range of transitions 0→1 or 1←0. The value of the throughput current depends on the driving capability of the gate. For MSP430, it is approximately 100 µA.

Use P6SEL.x=1 to prevent throughput current. P6SEL.x should be set, even if the signal at the pin is not being used by the ADC12.

PnSel.x	PnDIR.x	Dir. Control From Module	PnOUT.x	Module X OUT	PnIN.x	Module X IN
P6Sel.0	P6DIR.0	P6DIR.0	P6OUT.0	DV <sub>SS</sub>	P6IN.0	unused
P6Sel.1	P6DIR.1	P6DIR.1	P6OUT.1	DVSS	P6IN.1	unused
P6Sel.2	P6DIR.2	P6DIR.2	P6OUT.2	DVSS	P6IN.2	unused
P6Sel.3	P6DIR.3	P6DIR.3	P6OUT.3	DVSS	P6IN.3	unused
P6Sel.4	P6DIR.4	P6DIR.4	P6OUT.4	DVSS	P6IN.4	unused
P6Sel.5	P6DIR.5	P6DIR.5	P6OUT.5	DVSS	P6IN.5	unused
P6Sel.6	P6DIR.6	P6DIR.6	P6OUT.6	DV <sub>SS</sub>	P6IN.6	unused
P6Sel.7	P6DIR.7	P6DIR.7	P6OUT.7	$DV_SS$	P6IN.7	unused


NOTE: The signal at pins P6.x/Ax is used by the 12-bit ADC module.

The signal at pin P6.7/A7/SVSin is also connected to the input multiplexer in the module brownout/supply voltage supervisor.



input/output schematic (continued)

# JTAG pins TMS, TCK, TDI, TDO/TDI, input/output with Schmitt-trigger or output



SLAS344A - JANUARY 2002 - REVISED FEBRUARY 2002

#### JTAG fuse check mode

MSP430 devices that have the fuse on the TDI terminal have a fuse check mode that tests the continuity of the fuse the first time the JTAG port is accessed after a power-on reset (POR). When activated, a fuse check current ( $I_{(TF)}$ ) of 1 mA at 3 V can flow from the TDI pin to ground if the fuse is not burned. Care must be taken to avoid accidentally activating the fuse check mode and increasing overall system power consumption.

Activation of the fuse check mode occurs with the first negative edge on the TMS pin after power up or if the TMS is being held low during power up. The second positive edge on the TMS pin deactivates the fuse check mode. After deactivation, the fuse check mode remains inactive until another POR occurs. After each POR the fuse check mode has the potential to be activated.

The fuse check current only flows when the fuse check mode is active and the TMS pin is in a low state (see Figure 27). Therefore, the additional current flow can be prevented by holding the TMS pin high (default condition). The JTAG pins are terminated internally and therefore do not require external termination.





Figure 27. Fuse Check Mode Current MSP430x43x, MSP430x44x

SLAS344A - JANUARY 2002 - REVISED FEBRUARY 2002

#### **MECHANICAL DATA**

#### PN (S-PQFP-G80)

#### **PLASTIC QUAD FLATPACK**



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026




SLAS344A – JANUARY 2002 – REVISED FEBRUARY 2002

#### **MECHANICAL DATA**

## PZ (S-PQFP-G100)

#### PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265