



FDV301N Digital FET , N-Channel

General Description

This N-Channel logic level enhancement mode field effect transistor is produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. This device has been designed especially for low voltage applications as a replacement for digital transistors. Since bias resistors are not required, this one N-channel FET can replace several different digital transistors, with different bias resistor values.

Features

- $\label{eq:rescaled} \begin{array}{c} \bullet & 25 \text{ V}, \ 0.22 \text{ A continuous}, \ 0.5 \text{ A Peak}. \\ & \mathsf{R}_{\mathsf{DS}(\mathsf{ON})} = 5 \ \Omega \ @ \ \mathsf{V}_\mathsf{GS} \text{=} 2.7 \text{ V} \\ & \mathsf{R}_{\mathsf{DS}(\mathsf{ON})} = 4 \ \Omega \ @ \ \mathsf{V}_\mathsf{GS} \text{=} 4.5 \text{ V}. \end{array}$
- Very low level gate drive requirements allowing direct operation in 3V circuits. V_{GS(th)} < 1.5V.


March 1999


- Gate-Source Zener for ESD ruggedness.
 >6kV Human Body Model
- Replace multiple NPN digital transistors with one DMOS FET.

		нини		0000000
so	DT-23 SuperSOT [™] -6 SuperSO	OT [™] -8 SO-8	SOT-223	SOIC-16
Mai	rk:301			
D	s			APPLICATION VCC
	T-23 G G G			→ GN
	G		FDV301N	₩ GN
Absol mbol	T-23 Iute Maximum Ratings T _A = 25°C unless Parameter		FDV301N 25	
N bsol mbol _{ss} , V _{cc}	T-23 Iute Maximum Ratings T _A = 25°C unless Parameter			Units
bsol mbol ₅₅ , V _{cc} ₅₅ , V ₁	G Iute Maximum Ratings T _A = 25°C unless Parameter Drain-Source Voltage, Power Supply Voltage		25	Units
Absol mbol ₅₅ , V _{CC} ₅₅ , V ₁	G Intermediation T_A = 25°C unless Parameter Drain-Source Voltage, Power Supply Voltage Gate-Source Voltage, V _{IN}		25 8	Units V V
bsol mbol ₅₅ , V _{cc} ₅₅ , V ₁	G Intermediation T_A = 25°C unless Parameter Drain-Source Voltage, Power Supply Voltage Gate-Source Voltage, V _{IN}		25 8 0.22	Units V V
NDSOI mbol ss, V _{cc} ss, V ₁	G Inte Maximum Ratings T _A = 25°C unless Parameter Drain-Source Voltage, Power Supply Voltage Gate-Source Voltage, V _{IN} Drain/Output Current - Continuous		25 8 0.22 0.5	Units V V A
Absol mbol ss, V_{cc} ss, V_1 I_0	G Intermediation Parameter Drain-Source Voltage, Power Supply Voltage Gate-Source Voltage, V _{IN} Drain/Output Current - Continuous Maximum Power Dissipation		25 8 0.22 0.5 0.35	Units Units V V A W
Absol mbol ss, V _{cc} ss, V ₁ I ₀ T _{ste}	G ute Maximum Ratings $T_A = 25^\circ$ C unless Parameter Drain-Source Voltage, Power Supply Voltage Gate-Source Voltage, V _{IN} Drain/Output Current Drain/Output Current - Continuous Maximum Power Dissipation Operating and Storage Temperature Range Electrostatic Discharge Rating MIL-STD-883D		25 8 0.22 0.5 0.35 -55 to 150	Units Units V V A W C C

Symbol	Parameter	Conditions		Min	Тур	Max	Units
I _{O (off)}	Zero Input Voltage Output Current	$V_{cc} = 20 V, V_{I} = 0 V$				1	μA
V _{I (off)}	Input Voltage	$V_{cc} = 5 V, I_{o} = 10 \mu A$				0.5	V
V _{I (on)}		$V_0 = 0.3 \text{ V}, I_0 = 0.005 \text{ A}$		1			V
R _{O (on)}	Output to Ground Resistance	$V_1 = 2.7 \text{ V}, \ I_0 = 0.2 \text{ A}$			4	5	Ω
Electric	al Characteristics ($T_A = 25 ^{\circ}C$ unless	s otherwise noted)					
Symbol	Parameter	Conditions		Min	Тур	Max	Units
OFF CHAP	RACTERISTICS	-					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 V, I_{D} = 250 \mu A$		25			V
$\Delta BV_{DSS}/\Delta T$	Breakdown Voltage Temp. Coefficient	$I_{\rm D}$ = 250 µA, Referenced to	25 °C		25		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{\rm DS} = 20 \text{V}, V_{\rm GS} = 0 \text{V}$				1	μA
200			T_ = 55°C			10	μA
I _{GSS}	Gate - Body Leakage Current	$V_{GS} = 8 V, V_{DS} = 0 V$	ů			100	nA
	CTERISTICS (Note)	00 50					
$\Delta V_{GS(th)} / \Delta T_J$	Gate Threshold Voltage Temp. Coefficient	$I_D = 250 \ \mu A$, Referenced to	25 °C		-2.1		mV / °C
V _{GS(th)}	Gate Threshold Voltage	$V_{\rm DS} = V_{\rm GS}, \ I_{\rm D} = 250 \ \mu A$		0.65	0.85	1.5	V
R _{DS(ON)}	Static Drain-Source On-Resistance	$V_{GS} = 2.7 \text{ V}, I_{D} = 0.2 \text{ A}$			3.8	5	Ω
()			T, =125℃		6.3	9	
		$V_{GS} = 4.5 \text{ V}, I_{D} = 0.4 \text{ A}$			3.1	4	
I _{D(ON)}	On-State Drain Current	$V_{GS} = 2.7 \text{ V}, V_{DS} = 5 \text{ V}$		0.2			А
9 _{FS}	Forward Transconductance	$V_{\rm DS} = 5 \text{ V}, \ I_{\rm D} = 0.4 \text{ A}$			0.2		S
DYNAMIC	CHARACTERISTICS						•
C _{iss}	Input Capacitance	$V_{DS} = 10 \text{ V}, \text{ V}_{GS} = 0 \text{ V},$ f = 1.0 MHz			9.5		pF
C _{oss}	Output Capacitance				6		pF
C _{rss}	Reverse Transfer Capacitance				1.3		pF
SWITCHIN	G CHARACTERISTICS (Note)						
t _{D(on)}	Turn - On Delay Time	$V_{DD} = 6 \text{ V}, \text{ I}_{D} = 0.5 \text{ A},$ $V_{GS} = 4.5 \text{ V}, \text{ R}_{GEN} = 50 \Omega$			3.2	8	ns
ţ	Turn - On Rise Time				6	15	ns
t _{D(off)}	Turn - Off Delay Time				3.5	8	ns
t,	Turn - Off Fall Time				3.5	8	ns
Q _g	Total Gate Charge	$V_{DS} = 5 \text{ V}, \text{ I}_{D} = 0.2 \text{ A},$ $V_{GS} = 4.5 \text{ V}$			0.49	0.7	nC
Q _{gs}	Gate-Source Charge				0.22		nC
Q _{gd}	Gate-Drain Charge				0.07		nC
DRAIN-SO	JRCE DIODE CHARACTERISTICS AND MAXIMU	JM RATINGS					
I _s	Maximum Continuous Drain-Source Diode Fo	rward Current				0.29	А
V _{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 V, I_{S} = 0.29 A$ (Note)			0.8	1.2	V

Note: Pulse Test: Pulse Width \leq 300µs, Duty Cycle \leq 2.0%.





FDV301N Rev.F

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.