

Data Sheet

July 1999

File Number

2412.3

3.1A, 400V, 1.800 Ohm, N-Channel Power MOSFETs

These are N-Channel enhancement mode silicon gate power field effect transistors. They are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching convertors, motor drivers, relay drivers, and drivers for high power bipolar switching transistors requiring high speed and low gate drive power. These types can be operated directly from integrated circuits.

Formerly developmental type TA17404.

Ordering Information


| PART NUMBER | PACKAGE | BRAND |
|-------------|----------|--------|
| IRFR320 | TO-252AA | IFR320 |
| IRFU320 | TO-251AA | IFU320 |

NOTE: When ordering, use the entire part number. Add the suffix 9A to obtain the TO-252AA variant in tape and reel, i.e., IRFR3209A.

Features


- 3.1A, 400V
- $r_{DS(ON)} = 1.800\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power Dissipation Limited
- Nanosecond Switching Speeds
- · Linear Transfer Characteristics
- · High Input Impedance
- Related Literature
 - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"

Symbol




Packaging

JEDEC TO-251AA









IRFR320, IRFU320

Absolute Maximum Ratings $T_C = 25^{\circ}C$, Unless Otherwise Specified

| | IRFR320, IRFU320 | UNITS |
|---|------------------|-------|
| Drain to Source Voltage (Note 1) | 400 | V |
| Drain to Gate Voltage ($R_{GS} = 20k\Omega$) (Note 1) | 400 | V |
| Continuous Drain Current | 3.1 | Α |
| $T_C = 100^{\circ}C$ I_D | 2.0 | Α |
| Pulsed Drain Current (Note 3) | 12 | Α |
| Gate to Source VoltageVGS | ±20 | V |
| Maximum Power Dissipation | 50 | W |
| Linear Derating Factor | 0.4 | W/oC |
| Single Pulse Avalanche Energy Rating (Note 4) | 190 | mJ |
| Operating and Storage Temperature | -55 to 150 | °C |
| Maximum Temperature for Soldering | | |
| Leads at 0.063in (1.6mm) from Case for 10s | 300 | °C |
| Package Body for 10s, See Techbrief 334 | 260 | °C |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $T_J = 25^{\circ}C$ to $125^{\circ}C$.

Electrical Specifications $T_C = 25^{\circ}C$, Unless Otherwise Specified

| PARAMETER | SYMBOL | TEST COND | ITIONS | MIN | TYP | MAX | UNITS |
|---|---------------------|---|---|-----|-------|-------|-------|
| Drain to Source Breakdown Voltage | BV _{DSS} | I _D = 250μA, V _{GS} = 0V, (Figure 10) | | 400 | - | - | V |
| Gate Threshold Voltage | V _{GS(TH)} | V _{GS} = V _{DS} , I _D = 250μA | | 2.0 | - | 4.0 | V |
| Zero Gate Voltage Drain Current | I _{DSS} | | | - | - | 25 | μА |
| | | V _{DS} = 0.8 x Rated BV _{DSS} , | $V_{GS} = 0V, T_J = 125^{\circ}C$ | - | - | 250 | μА |
| On-State Drain Current (Note 2) | I _{D(ON)} | $V_{DS} > I_{D(ON)} \times r_{DS(ON)MAX}, V_{GS} = 10V,$ (Figure 7) | | 3.1 | - | - | А |
| Gate to Source Leakage Current | I _{GSS} | $V_{GS} = \pm 20V$ | | - | - | ±100 | nA |
| Drain to Source On Resistance (Note 2) | r _{DS(ON)} | $I_D = 1.7A$, $V_{GS} = 10V$, (Figu | ires 8, 9) | - | 1.600 | 1.800 | Ω |
| Forward Transconductance (Note 2) | 9 _{fs} | $V_{DS} \ge 10V$, $I_D = 2.0A$, (Figu | re 12) | 1.7 | 2.6 | - | S |
| Turn-On Delay Time | t _d (ON) | V_{DD} = 200V, I_D ≈ 3.1A, R_{GS} = 18Ω, R_L = 63Ω, V_{GS} = 10V MOSFET Switching Times are Essentially Indepen- | | - | 10 | 15 | ns |
| Rise Time | t _r | | | - | 14 | 21 | ns |
| Turn-Off Delay Time | t _{d(OFF)} | dent of Operating Temperat | | - | 30 | 45 | ns |
| Fall Time | t _f | | | - | 13 | 20 | ns |
| Total Gate Charge (Gate to Source + Gate to Drain) | Q _{g(TOT)} | $V_{GS} = 10 \text{V}, \ I_D = 3.1 \text{A}, \ V_{DS} = 0.8 \text{ x Rated BV}_{DSS}, \\ I_{G(REF)} = 1.5 \text{mA}, \ (\text{Figure 14}) \\ \text{Gate Charge is Essentially Independent of Operating Temperature} \\ V_{DS} = 25 \text{V}, \ V_{GS} = 0 \text{V}, \ f = 1 \text{MHz}, \ (\text{Figure 11})$ | | - | 13 | 20 | nC |
| Gate to Source Charge | Q _{gs} | | | - | 2.2 | 3.3 | nC |
| Gate to Drain "Miller" Charge | Q _{gd} | | | - | 7.2 | 11 | nC |
| Input Capacitance | C _{ISS} | | | - | 350 | - | pF |
| Output Capacitance | C _{OSS} | | | - | 64 | - | pF |
| Reverse Transfer Capacitance | C _{RSS} | | | - | 8.1 | - | pF |
| Internal Drain Inductance | L _D | Measured From the Drain Lead, 6.0mm (0.25in) from Package to Center of Die | Modified MOSFET Symbol Showing the Internal Device Inductances | - | 4.5 | - | nH |
| Internal Source Inductance | L _S | Measured From the Source Lead, 6.0mm (0.25in) from Package to Source Bonding Pad | G O C C C C C C C C C C C C C C C C C C | - | 7.5 | - | nH |
| Thermal Resistance, Junction to Case | $R_{\theta JC}$ | | | - | - | 2.5 | °C/W |
| Thermal Resistance, Junction to Ambient | $R_{\theta JA}$ | Typical Solder Mount | | - | - | 110 | °C/W |

1 206

IRFR320, IRFU320

Source to Drain Diode Specifications

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
|--|------------------|---|------|-----|-----|-------|
| Continuous Source to Drain Current | I _{SD} | Modified MOSFET | - | - | 3.1 | А |
| Pulse Source to Drain Current (Note 3) | ^I SDM | Symbol Showing the Integral Reverse P-N Junction Rectifier |) | - | 12 | A |
| Source to Drain Diode Voltage (Note 2) | V _{SD} | $T_J = 25^{o}C$, $I_{SD} = 3.1A$, $V_{GS} = 0V$, (Figure 13) | - | - | 1.6 | V |
| Reverse Recovery Time | t _{rr} | $T_J = 25^{\circ}C$, $I_{SD} = 3.1A$, $dI_{SD}/dt = 100A/\mu s$ | 120 | 270 | 600 | ns |
| Reverse Recovery Charge | Q _{RR} | $T_J = 25^{\circ}C$, $I_{SD} = 3.1A$, $dI_{SD}/dt = 100A/\mu s$ | 0.64 | 1.4 | 3.0 | μС |

NOTES:

- 2. Pulse test: pulse width $\leq 300 \mu s,$ duty cycle $\leq 2\%.$
- 3. Repetitive rating: pulse width limited by maximum junction temperature. See Transient Thermal Impedance curve (Figure 3).
- 4. $V_{DD} = 50V$, starting $T_J = 25^{\circ}C$, L = 3.1mH, $R_{GS} = 25\Omega$, peak $I_{AS} = 3.1$ A.

Typical Performance Curves Unless Otherwise Specified




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE **TEMPERATURE**




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs **CASE TEMPERATURE**




FIGURE 3. MAXIMUM TRANSIENT THERMAL IMPEDANCE

Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 4. FORWARD BIAS SAFE OPERATING AREA




FIGURE 6. SATURATION CHARACTERISTICS




FIGURE 8. DRAIN TO SOURCE ON RESISTANCE vs GATE **VOLTAGE AND DRAIN CURRENT**




FIGURE 5. OUTPUT CHARACTERISTICS




FIGURE 7. TRANSFER CHARACTERISTICS




FIGURE 9. NORMALIZED DRAIN TO SOURCE ON **RESISTANCE vs JUNCTION TEMPERATURE**

Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 10. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE




FIGURE 11. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE




FIGURE 12. TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 13. SOURCE TO DRAIN DIODE VOLTAGE




FIGURE 14. GATE TO SOURCE VOLTAGE vs GATE CHARGE

1 200

Test Circuits and Waveforms




FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 16. UNCLAMPED ENERGY WAVEFORMS




FIGURE 17. SWITCHING TIME TEST CIRCUIT




FIGURE 19. GATE CHARGE TEST CIRCUIT




FIGURE 18. RESISTIVE SWITCHING WAVEFORMS




FIGURE 20. GATE CHARGE WAVEFORMS

1 100

IRFR320, IRFU320

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (407) 724-7000 FAX: (407) 724-7240 **EUROPE**

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05 ΔSΙΔ

Taiwan) Ltd.
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: (886) 2 2716 9310
FAX: (886) 2 2715 3029

.