

### **LAN9118**







## High-Performance Single-Chip 10/100 Non-PCI Ethernet Controller

#### **PRODUCT FEATURES**

**Data Brief** 

#### **Highlights**

- Optimized for high-data rate applications such as video, high-definition video and multi-media applications
- Efficient architecture with low CPU overhead; easily interfaces to most Embedded CPU's
- Reduces system and design costs

#### **Target Applications**

- Cable, satellite, and IP set-top boxes
- Digital video recorders
- High definition televisions
- Digital music jukeboxes
- Digital media clients/servers
- DVD recorders/players
- Home gateways
- Video-over IP Solutions
- Wireless routers & access points
- IP PBX & video phones

#### **Key Benefits**

- Supports high and ultra-high performance applications
  - Highest performing non-PCI Ethernet controller in the market
  - 32-bit interface with 45ns bus cycle times
  - Burst-mode read support
- Eliminates dropped packets
  - Internal SRAM can store over 200 packets
  - Supports automatic or host-triggered PAUSE and backpressure flow control
- Minimizes CPU overhead
  - Supports Slave-DMA
  - Interrupt Pin with Programmable Hold-off timer
- Reduces system cost and increases design flexibility
  - SRAM-like interface easily interfaces to most Embedded CPU's or SoC's

- Low-cost, low-pin count non-PCI interface for embedded designs
- Architected for Low Power
- Numerous power management modes
- Wake on LAN
- Magic packet wakeup
- Wakeup indicator event signal
- Link Status Change
- Single chip Ethernet controller
  - Fully compliant with IEEE 802.3/802.3u standards
  - Integrated Ethernet MAC and PHY
  - 10BASE-T and 100BASE-TX support
  - Full- and Half-duplex support
  - Full-duplex flow control
  - Backpressure for half-duplex flow control
  - Preamble generation and removal
  - Automatic 32-bit CRC generation and checking
  - Automatic payload padding and pad removal
  - Loop-back modes
- Flexible address filtering modes
  - One 48-bit perfect address
  - 64 hash-filtered multicast addresses
  - Pass all multicast
  - Promiscuous mode
  - Inverse filtering
  - Pass all incoming with status report
  - Disable reception of broadcast packets
- Integrated Ethernet PHY
  - Auto-negotiation
  - Automatic polarity detection and correction
- High-Performance host bus interface
  - Simple, SRAM-like interface
  - 32/16-bit data bus
  - Large, 16Kbyte FIFO memory that can be allocated to RX or TX functions
  - One configurable Host interrupt
- Miscellaneous features
  - Low profile 100-pin TQFP package
- Integral 1.8V regulator
- General Purpose Timer
- Support for optional EEPROM
- Support for 3 status LEDs multiplexed with Programmable GPIO signals
- 3.3V Power Supply with 5V tolerant I/O
- 0 to 70°C



# ORDERING INFORMATION: LAN9118-MD FOR 100 PIN, TQFP PACKAGE

#### LAN9118-MT FOR 100 PIN, LEAD-FREE TQFP PACKAGE



80 Arkay Drive Hauppauge, NY 11788 (631) 435-6000 FAX (631) 273-3123

Copyright © SMSC 2004. All rights reserved.

Circuit diagrams and other information relating to SMSC products are included as a means of illustrating typical applications. Consequently, complete information sufficient for construction purposes is not necessarily given. Although the information has been checked and is believed to be accurate, no responsibility is assumed for inaccuracies. SMSC reserves the right to make changes to specifications and product descriptions at any time without notice. Contact your local SMSC sales office to obtain the latest specifications before placing your product order. The provision of this information does not convey to the purchaser of the described semiconductor devices any licenses under any patent rights or other intellectual property rights of SMSC or others. All sales are expressly conditional on your agreement to the terms and conditions of the most recently dated version of SMSC's standard Terms of Sale Agreement dated before the date of your order (the "Terms of Sale Agreement"). The product may contain design defects or errors known as anomalies which may cause the product's functions to deviate from published specifications. Anomally sheets are available upon request. SMSC products are not designed, intended, authorized or warranted for use in any life support or other application where product failure could cause or contribute to personal injury or severe property damage. Any and all such uses without prior written approval of an Officer of SMSC and further testing and/or modification will be fully at the risk of the customer. Copies of this document or other SMSC literature, as well as the Terms of Sale Agreement, may be obtained by visiting SMSC's website at http://www.smsc.com. SMSC is a registered trademark of Standard Microsystems Corporation ("SMSC"). Product names and company names are the trademarks of their respective holders.

SMSC DISCLAIMS AND EXCLUDES ANY AND ALL WARRANTIES, INCLUDING WITHOUT LIMITATION ANY AND ALL IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND AGAINST INFRINGEMENT AND THE LIKE, AND ANY AND ALL WARRANTIES ARISING FROM ANY COURSE OF DEALING OR USAGE OF TRADE.

IN NO EVENT SHALL SMSC BE LIABLE FOR ANY DIRECT, INCIDENTAL, INDIRECT, SPECIAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES; OR FOR LOST DATA, PROFITS, SAVINGS OR REVENUES OF ANY KIND; REGARDLESS OF THE FORM OF ACTION, WHETHER BASED ON CONTRACT; TORT; NEGLIGENCE OF SMSC OR OTHERS; STRICT LIABILITY; BREACH OF WARRANTY; OR OTHERWISE; WHETHER OR NOT ANY REMEDY OF BUYER IS HELD TO HAVE FAILED OF ITS ESSENTIAL PURPOSE, AND WHETHER OR NOT SMSC HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.



### General Description

The LAN9118 is a full-featured, single-chip 10/100 Ethernet controller designed for embedded applications where performance, flexibility, ease of integration and low cost are required. The LAN9118 has been specifically architected to provide the highest performance possible for any given architecture. The LAN9118 is fully IEEE 802.3 10BASE-T and 802.3u 100BASE-TX compliant.

The LAN9118 includes an integrated Ethernet MAC and PHY with a high-performance SRAM-like slave interface. The simple, yet highly functional host bus interface provides a glue-less connection to most common 16 and 32-bit microprocessors and microcontrollers. LAN9118 includes large transmit and receive data FIFO's with a high-speed host bus interface to accommodate high bandwidth, high latency applications. In addition, the LAN9118 memory buffer architecture allows the most efficient use of memory resources by optimizing packet granularity.

#### **Applications**

The LAN9118 is well suited for many high-performance embedded applications, including:

- Digital television
- Video record/playback systems
- Set-top boxes
- Printers and scanners

The LAN9118 supports numerous power management and wakeup features. The LAN9118 can be placed in a reduced power mode and can be programmed to issue an external wake signal via several methods, including Magic Packet, Wake on LAN and Link Status Change. This signal is ideal for triggering system power-up using remote Ethernet wakeup events. The device can be removed from the low power state via a host processor command.

The LAN9118 also supports features which reduce or eliminate packet loss. Its internal 16k SRAM can hold over 200 received packets. If the receive FIFO gets too full, the LAN9118 can automatically generate flow control packets to the remote node, or assert back-pressure on the remote node by generating a network collision. The host controller can also.

The diagram shown in Figure 1, "System Block Diagram utilizing the SMSC LAN9118", describes a typical system configuration of the LAN9118 in a typical embedded environment.

The LAN9118 is designed to be general purpose Ethernet controller that is platform independent. The LAN9118 consists of four major functional blocks. The four blocks are:

- 1. 10/100 Ethernet PHY
- 2. 10/100 Ethernet MAC
- 3. RX/TX FIFO's
- 4. Slave Interface Module



## **Block Diagrams**




Figure 1 System Block Diagram utilizing the SMSC LAN9118






Figure 2 LAN9118 Internal Block Diagram



## **Package Outline**




Figure 3 100 Pin TQFP Package Outline

Table 1	100 Pin TQFP	Package	Parameters
IINAI	MAX		

	MIN	NOMINAL	MAX	REMARKS
Α	~	~	1.60	Overall Package Height
A1	0.05	~	0.15	Standoff
A2	1.35	~	1.45	Body Thickness
D	15.80	~	16.20	X Span
D1	13.90	~	14.10	X body Size
Е	15.80	~	16.20	Y Span
E1	13.90	~	14.10	Y body Size
Н	0.09	~	0.20	Lead Frame Thickness
L	0.45	0.60	0.75	Lead Foot Length
L1	~	1.00	~	Lead Length
е	0.50 Basic			Lead Pitch
θ	0°	~	7°	Lead Foot Angle
W	0.17	0.22	0.27	Lead Width
R1	0.08	~	~	Lead Shoulder Radius
R2	0.08	~	0.20	Lead Foot Radius
CCC	~	~	0.08	Coplanarity

#### Notes:

<sup>&</sup>lt;sup>1</sup> Controlling Unit: millimeter.

 $<sup>^{2}</sup>$  Tolerance on the true position of the leads is  $\pm\ 0.04$  mm maximum.

<sup>&</sup>lt;sup>3</sup> Package body dimensions D1 and E1 do not include the mold protrusion. Maximum mold protrusion is 0.25 mm.

<sup>&</sup>lt;sup>4</sup> Dimension for foot length L measured at the gauge plane 0.25 mm above the seating plane.

<sup>&</sup>lt;sup>5</sup> Details of pin 1 identifier are optional but must be located within the zone indicated.